api_user_11797_Asif
Virtual Damping and Einstein Relation
from api_user_11797_Asif
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 3, MARCH 2003 / 407 / Virtual Damping and Einstein
Ring Osc Ref1
from api_user_11797_Asif
24.4 / CMOS Transceiver with Baud Rate Clock Recovery for Optical Interconnects / Azita Emami-Neyestana
Ring_osc
from api_user_11797_Asif
IEEE 2005 CUSTOM INTEGRATED CIRCUITS CONFERENCE / Differential Ring Oscillators with Multipath Delay
Precise Delay Generation
from api_user_11797_Asif
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 28, NO. 12, DECEMBER 1993 / 1273 / Precise Delay Generation
PHD Thesis on PLL
from api_user_11797_Asif
UNIVERSITY OF CALIFORNIA Los Angeles / Low-Power Low-Jitter On-Chip Clock Generation / A dissertation
Phase Noise a Unifying Theory
from api_user_11797_Asif
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: FUNDAMENTAL THEORY AND APPLICATIONS, VOL. 47, NO. 5, MA
Inductor Less Oscillator Design
from api_user_11797_Asif
Inductorless oscillator design for personal communications devices A 1.2 pm CMOS process case study /
Gen Theory of Phase Noise
from api_user_11797_Asif
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 2, FEBRUARY 1998 / 179 / A General Theory of Phase
A Quadrature Output Voltage Controlled Ring Oscillator Ba...
from api_user_11797_Asif
A Quadrature Output Voltage Controlled Ring Oscillator Based on Three-Stage Sub-feedback Loops / Lizho
Analysis Of Timing Jitter
from api_user_11797_Asif
27 / Analysis of Timing Jitter in CMOS Ring Oscillators / Todd C. Weigandt, Beomsup Kim*, Paul R. Gray /
A 5.9-GHz Voltage Controlled Ring Oscillator in 0
from api_user_11797_Asif
230 / IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 1, JANUARY 2004 / A 5.9-GHz Voltage-Controlle
Design Strategies for Source Coupled Logic Gates
from api_user_11797_Asif
640 / IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: FUNDAMENTAL THEORY AND APPLICATIONS, VOL. 50, NO.
Design and Comparison of Cmos Current Mode Logic Latches
from api_user_11797_Asif
DESIGN AND COMPARISON OF CMOS CURRENT MODE LOGIC LATCHES Muhammad Usama and Tad Kwasniewski Departme
Determination of Stability Using Return Ratio in Balanced...
from api_user_11797_Asif
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-11: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 42, NO. 12,
Continuous-Time Common Mode Feed Back Networks for Fully ...
from api_user_11797_Asif
Continuous-time common-mode feedback networks for fully-differential amplifiers: a comparative study
+ See more activity
api_user_11797_Asif's Documents
 |
Air and Space Borne Radar Systems an Intro... 598 Reads |
|
|
Papoulis - Probability, Random Variables a... 2,199 Reads |
|
|
417 Reads |
|
|
Practical Rf Circuit Design for Modern Wir... 979 Reads |
|
|
AW Linux Kernel Internals %281997%29 921 Reads |
|
|
Advanced.techniques.in.RF.power.amplifier 697 Reads |
|
|
Circuit Design for RF Transceivers 452 Reads |
|
|
Distortion.in.Rf.power.amplifiers 319 Reads |
|
|
Feedback Linearization of RF Power Amplifiers 927 Reads |
|
|
162 Reads |
