Welcome to Scribd, the world's digital library. Read, publish, and share books and documents. See more ➡
Download
Standard view
Full view
of .
Add note
Save to My Library
Sync to mobile
Look up keyword
Like this
0Activity
×
0 of .
Results for:
No results containing your search query
P. 1
VHDL

VHDL

Ratings: (0)|Views: 77|Likes:
Published by Assini Hussain
Design
Design

More info:

Published by: Assini Hussain on Nov 23, 2012
Copyright:Attribution Non-commercial

Availability:

Read on Scribd mobile: iPhone, iPad and Android.
download as PDF, PPT, TXT or read online from Scribd
See More
See less

11/23/2012

pdf

text

original

 
Design of binary divider
Consider parallel divider for positive binarynumbers
8-bit dividend, 4-bit divisor, results are 4-bit
quotient and 4-bit reminder
 
Similar to multiplier, instead of series of add-
shift operations, here series of subtract-shiftoperations are required
9-bit dividend register and a 4-bit divisor
register are required
Block diagram of parallel binary divider:
 
Operation:
Initial register contents:
Shift dividend one place left:Subtraction carried out, and 1 is stored in firstquotient digit:

You're Reading a Free Preview

Download
/*********** DO NOT ALTER ANYTHING BELOW THIS LINE ! ************/ var s_code=s.t();if(s_code)document.write(s_code)//-->