Welcome to Scribd. Sign in or start your free trial to enjoy unlimited e-books, audiobooks & documents.Find out more
Download
Standard view
Full view
of .
Look up keyword
Like this
1Activity
0 of .
Results for:
No results containing your search query
P. 1
ADSD Lecture 5

ADSD Lecture 5

Ratings: (0)|Views: 33|Likes:
Published by m_usama
ADSD Lecture 5
ADSD Lecture 5

More info:

Categories:Types, Research
Published by: m_usama on Nov 24, 2012
Copyright:Attribution Non-commercial

Availability:

Read on Scribd mobile: iPhone, iPad and Android.
download as PDF, TXT or read online from Scribd
See more
See less

11/27/2012

pdf

text

original

 
Dr. Rehan Hafiz
<rehan.hafiz@seecs.edu.pk>
Lecture # 05
Fall 2012
 
Course Information
Couse Website
Slides from Advanced Digital System Design (FALL 2011) Course
Lectures: Tuesday (1730-1920), Thursday (1830-1920)Contact: By appointment/Email Office: VISpro Lab above SEECS Library 
 
Acknowledgement: Material from the following sources has been consulted/used in these slides:1.[SHO] Digital Design of Signal Processing System by Dr Shoab A Khan2.[SAM] Samir Palnitkar
, “Verilog HDL”, Prentice Hall, ISBN: 0130449113. , Latest
Edition3.[STV] Advanced FPGA Design, Steve Kilts4.[PAR] VLSI Signal Processing Systems, Parhi5.Some slides from : [ECEN 248 Dr Shi]Material/Slides from these slides CAN be used with following citing reference:
Dr. Rehan Hafiz: Advanced Digital System Design 2012 Creative Commons Attribution--ShareAlike 3.0 Unported License.
 
1 
Introduction: Course Overview, Design Space Exploration, Digital design methodology
2
 
Understanding FPGAs, (Xilinx FPGA Architecture) Verilog Introduction : CombinationalBuilding Blocks in Verilog
3 
Sequential Common Structure in Verilog (LFSR /CRC+ Counters + RAMS)
4 
Synthesis of Blocking/Non-Blocking StatementsDesign Partitioning & Micro Architectures
5 
Controllers, Micro-Coded Controllers
7 
Understanding Throughput, Latency &Timing & Architecting Speed/Area in DigitalSystem Design.
8 
Representation of Non Recursive DFGs & Optimizations for Non Recursive DFGs
9 
FIR Implementations + Pipelining & Parallelism in Non Recursive DFGs
10 
Cross-Clock Domain Issues & RESET circuits
11 
Arithmetic Operations: Review Fixed Point Representation
13 
Adders & Fast Adders, Multi-Operand Addition
14 
Multiplication , Multiplication by Constants + BOOTH Multipliers
15 
CORDIC (sine, cosine, magnitude, division, etc)CORDIC implementation in HW
16 
DFG representation of Recursive DSP AlgorithmsIteration Bound
17 
Retiming , Unfolding, Look ahead transformationsHbrid Architectures Kahn Process Networks

You're Reading a Free Preview

Download
scribd
/*********** DO NOT ALTER ANYTHING BELOW THIS LINE ! ************/ var s_code=s.t();if(s_code)document.write(s_code)//-->