High Quality
Open the downloaded document, and select print from the file menu (PDF reader required).
FPGA(Field Programmable Gate Array)
Presenter Abu Shohel AhmedMd. Kamrul Abedin Tarafder Debashis roy
History
Programmable Read Only Memory (PROM)address line as inputdata line as outputProblem:don’t require all the logic combination in input.Programmable Logic Array (PLA)
-
Programmable AND plane followed byprogrammable or wired OR plane.
-
Sum of product form
-
Two level programming adds delay (problem)
Next -
PAL ( Programmable array logic)- Programmable AND plane and fixed ORplane.- All these PLA and PAL are Simpleprogrammable logic devices.- Logic plane structure grows rapidly withnumber of inputs( problem)
Add a Comment
This document has made it onto the Rising list!