Welcome to Scribd, the world's digital library. Read, publish, and share books and documents. See more
Buy Now $5.00
Standard view
Full view
of .
Look up keyword or section
Like this
1Activity

Table Of Contents

The Verilog Module
Miniature Lab 1: A Flip-Flop Module
Basic Verilog Data Types
Bits and Vectors
wire
integer
Basic Verilog Operators
Logical
Bitwise
Arithmetic
Relational
Shift
Conditional
Sequential RTL
Procedural Controls
Expressions and Statements Revisited
Blocking Assignment
NonBlocking Assignment
Blocking vs. NonBlocking Summary
Lab 2: Sequential Device Model
Operators and Sensitivity Lists
Verilog Operator List
Sensitivity of Concurrent Blocks
Latch Inference
Lab 3: Combinational Device Model
Day 2
Blocking and Nonblocking Assignments
Clocks and Asynchronous Controls
Structural Design
Port Mapping by Name
Port Mapping by Position
Verilog Primitive Gates
Multivalue Delays
Timing Triplets
Shift Registers
Lab 4: Structural and RTL Shift Register
Verilog Comments
Compiler Directives (Macroes)
`define macroes
`timescale
Verilog Simulator Strings and Messages
Vectors and Arrays
Vector Details
Arrays
Modelling Sequential Logic
Lab 5: Counter-Decoder
Wrap-up Lecture
The Importance of Synthesis
Constructs Not Covered
Parting Advice
P. 1
Verilog Two-Day Introductory Course with Problem Answers

Verilog Two-Day Introductory Course with Problem Answers

Ratings: (0)|Views: 49 |Likes:
This contains the material of a two-day course on the Verilog language.

The presentation assumes that the reader has a bachelor-level degree in electrical engineering or equivalent work experience.

Answers are provided for the lab problems; however, some of the original lab invocation commands have been removed, to protect Synopsys proprietary information.

The reader also may find helpful the first-day course notes for the authors {Digital VLSI Design with Verilog}, posted separately at Scribd: http://www.scribd.com/doc/37222317/Digital-Design-with-Verilog-Course-Notes
This contains the material of a two-day course on the Verilog language.

The presentation assumes that the reader has a bachelor-level degree in electrical engineering or equivalent work experience.

Answers are provided for the lab problems; however, some of the original lab invocation commands have been removed, to protect Synopsys proprietary information.

The reader also may find helpful the first-day course notes for the authors {Digital VLSI Design with Verilog}, posted separately at Scribd: http://www.scribd.com/doc/37222317/Digital-Design-with-Verilog-Course-Notes

More info:

Categories:Types, Research
Published by: John Michael Williams on Feb 25, 2013
Copyright:Traditional Copyright: All rights reserved
List Price: $5.00 Buy Now

Availability:

Read on Scribd mobile: iPhone, iPad and Android.
See more
See less

09/17/2013

$5.00

USD

pdf

You're Reading a Free Preview
Pages 10 to 100 are not shown in this preview.

You're Reading a Free Preview

Download
/*********** DO NOT ALTER ANYTHING BELOW THIS LINE ! ************/ var s_code=s.t();if(s_code)document.write(s_code)//-->