Create account

Log in

Article Talk

Read Edit View history

Search

Front-side bus
From Wikipedia, the free encyclopedia Main page Contents Featured content Current events Random article Donate to Wikipedia Wikimedia Shop Interaction Help About Wikipedia Community portal Recent changes Contact Wikipedia Toolbox Print/export Languages Bosanski Catal esky Dansk Deutsch Eesti Espaol Franais

A front-side bus (FSB) is a computer communication interface (bus) often used in Intel-chip-based computers during the 1990s and 2000s. The competing, and more general purpose, HyperTransport bus serves the same function for AMD CPUs. Both typically carry data between the central processing unit (CPU) and a memory controller hub, known as the northbridge.[1] Depending on the implementation, some computers may also have a back-side bus that connects the CPU to the cache. This bus and the cache connected to it are faster than accessing the system memory (or RAM) via the front-side bus. The speed of the front side bus is often used as an important measure of the performance of a computer.
Contents [hide] 1 History 2 Related component speeds 2.1 CPU 2.2 Memory 2.3 Peripheral buses 2.4 Overclocking 3 Evolution 4 Transfer rates 4.1 Intel processors 4.2 AMD processors 5 See also 6 External links 7 References

History

[edit]

Within a multi-core processor, the backside bus is often internal, with front-side bus for external communication

The term came into use by Intel Corporation about the time the Pentium Pro and Pentium II products were announced, in the 1990s. "Front side" refers to the external interface from the processor to the rest of the computer system, as opposed to the back side, where the back-side bus connects the cache (and potentially other CPUs).[2] A FSB is mostly used on PC-related motherboards (including personal computers and servers), seldom with the data and address buses used in embedded systems and similar small computers. This design represented a performance improvement over the single system bus designs of the previous decades, but sometimes is still called the "system bus". Front-side buses usually connect the CPU and the rest of the hardware via a chipset, which Intel implemented as a northbridge and a southbridge. Other buses like the Peripheral Component Interconnect (PCI), Accelerated Graphics Port (AGP), and memory buses all connect to the chipset in order for data to flow between the connected devices. These secondary system buses usually run at speeds derived from the front-side bus clock, but are not necessarily synchronized to it. In response to AMD's Torrenza initiative, Intel opened its FSB CPU socket to third party devices.[3] Prior to this announcement, made in Spring 2007 at Intel Developer Forum in Beijing, Intel had very closely guarded who had access to the FSB, only allowing Intel processors in the CPU socket. The first example was Field-programmable gate array (FPGA) co-processors, a result of collaboration between Intel-Xilinx-Nallatech[4] and Intel-Altera-XtremeData (which shipped in 2008).[5][6][7]

Bahasa Indonesia Italiano Lietuvi Magyar Bahasa Melayu Nederlands

Polski Portugus Slovenina Suomi Svenska

Related component speeds

CPU
[edit] The frequency at which a processor (CPU) operates is determined by applying a clock multiplier to the front-side bus (FSB) speed in some cases. For example, a processor running at 3200 MHz might be using a 400 MHz FSB. This means there is an internal clock multiplier setting (also called bus/core ratio) of 8. That is, the CPU is set to run at 8 times the frequency of the front-side bus: 400 MHz 8 = 3200 MHz. By varying either the FSB or the multiplier, different CPU speeds can be achieved.

[edit]

Edit links

Memory
See also: Memory divider

[edit]

Setting an FSB speed is related directly to the speed grade of memory a system must use. The memory bus connects the northbridge and RAM, just as the front-side bus connects the CPU and northbridge. Often, these two buses must operate at the same frequency. Increasing the front-side bus to 450 MHz in most cases also means running the memory at 450 MHz. In newer systems, it is possible to see memory ratios of "4:5" and the like. The memory will run 5/4 times as fast as the FSB in this situation, meaning a

400 MHz bus can run with the memory at 500 MHz. This is often referred to as an 'asynchronous' system. It is important to realize that due to differences in CPU and system architecture, overall system performance can vary in unexpected ways with different FSB-to-memory ratios. In image, audio, video, gaming, FPGA synthesis and scientific applications that perform a small amount of work on each element of a large data set, FSB speed A typical chipset layout becomes a major performance issue. A slow FSB will cause the CPU to spend significant amounts of time waiting for data to arrive from system memory. However, if the computations involving each element are more complex, the processor will spend longer performing these; therefore, the FSB will be able to keep pace because the rate at which the memory is accessed is reduced.

Peripheral buses

[edit]

Similar to the memory bus, the PCI and AGP buses can also be run asynchronously from the front-side bus. In older systems, these buses are operated at a set fraction of the front-side bus frequency. This fraction was set by the BIOS. In newer systems, the PCI, AGP, and PCI Express peripheral buses often receive their own clock signals, which eliminates their dependence on the front-side bus for timing.

Overclocking
Main article: Overclocking Overclocking is the practice of making computer components operate beyond their stock performance levels by manipulating the frequencies at which the component is set to run, and, when necessary, modifying the voltage sent to the component to allow it to operate at these higher frequencies more stably.

[edit]

Many motherboards allow the user to manually set the clock multiplier and FSB settings by changing jumpers or BIOS settings. Almost all CPU manufacturers now "lock" a preset multiplier setting into the chip. It is possible to unlock some locked CPUs; for instance, some AMD Athlon processors can be unlocked by connecting electrical contacts across points on the CPU's surface. Some other processors from AMD and Intel are unlocked from the factory and labeled as an "enthusiast-grade" processors by end users and retailers because of this feature. For all processors, increasing the FSB speed can be done to boost processing speed by reducing latency between CPU and the northbridge. This practice pushes components beyond their specifications and voltages may cause erratic behavior, overheating or premature failure. Even if the computer appears to run normally, problems may appear under a heavy load. Most PCs purchased from retailers or manufacturers, such as Hewlett-Packard or Dell, do not allow the user to change the multiplier or FSB settings due to the probability of erratic behavior or failure. Motherboards purchased separately to build a custom machine are more likely to allow the user to edit the multiplier and FSB settings in the PC's BIOS.

Evolution

[edit]

The front-side bus had the advantage of high flexibility and low cost. Simple symmetric multiprocessors place a number of CPUs on an FSB, though performance does not scale linearly due to the architecture's bandwidth bottleneck. The front-side bus was used in all of Intel's Atom, Celeron, Pentium, Core 2, and Xeon processor models through about 2008. Originally, this bus was a central connecting point for all system devices and the CPU. The speed of a faster CPU is wasted if it cannot fetch instructions and data as fast as it can execute them. The CPU must wait for one or more clock cycles until the memory returns its value, or access other devices attached to the FSB if it becomes a bottleneck. The front-side bus was criticized by AMD as being an old and slow technology that limits system performance.[8] More modern designs use point-to-point connections like AMD's HyperTransport and Intel's QuickPath Interconnect (QPI).[9] FSB's fastest transfer speed was 1.6 GT/s, which provided only 80% of the theoretical bandwidth of a 16-bit HyperTransport 3.0 link as implemented on AM3 Phenom II CPUs, only half of the bandwidth of a 6.4 GT/s QuickPath Interconnect link, and only 25% of the bandwidth of a 32-bit HyperTransport 3.1 link. In addition, in an FSB-based architecture, the memory must be accessed via the FSB. In HT- and QPI-based systems, the memory is accessed independently by means of a memory controller on the CPU itself, freeing bandwidth on the HyperTransport or QPI link for other uses.

Transfer rates

[edit]

The bandwidth or maximum theoretical throughput of the front-side bus is determined by the product of the width of its data path, its clock frequency (cycles per second) and the number of data transfers it performs per clock cycle. For example, a 64-bit (8-byte) wide FSB operating at a frequency of 100 MHz that performs 4 transfers per cycle has a bandwidth of 3200 megabytes per second (MB/s): 8 B 100 MHz 4/cycle = 3200 MB/s The number of transfers per clock cycle depends on the technology used. For example, GTL+ performs 1 transfer/cycle, EV6 2 transfers/cycle, and AGTL+ 4 transfers/cycle. Intel calls the technique of four transfers per cycle Quad Pumping. Many manufacturers publish the speed of the FSB in MHz, but often do not use the actual physical clock frequency but the theoretical effective data rate (which is commonly called megatransfers per second or MT/s). This is because the actual speed is determined by how many transfers can be performed by each clock cycle as well as by the clock frequency. For example, if a motherboard (or processor) has an FSB clocked at 200 MHz and performs 4 transfers per clock cycle, the FSB is rated at 800 MT/s.

Intel processors
CPU Pentium Pentium Overdrive Pentium Pro FSB Clock 50 MHz-66 MHz 25 MHz-66 MHz 60 MHz-66 MHz Number of Transfers/Cycle Bus Width Transfer Rate 1 64-bit 400 MB/s-528 MB/s 1 64-bit 200 MB/s-528 MB/s 1 64-bit 480 MB/s-528 MB/s

[edit]

Pentium MMX Pentium MMX Overdrive Pentium II Pentium II Xeon Pentium II Overdrive Pentium III Pentium III Xeon Pentium III-M Pentium 4 Pentium 4-M Pentium 4 HT Pentium 4 HT Extreme Edition Pentium D Pentium Extreme Edition Pentium M Pentium Dual-Core Pentium Dual-Core Mobile Celeron Celeron Mobile Celeron D Celeron M Celeron Dual-Core Celeron Dual-Core Mobile Itanium Itanium 2 Xeon Core Solo Core Duo Core 2 Solo Core 2 Duo Core 2 Duo Mobile Core 2 Quad Core 2 Quad Mobile Core 2 Extreme Core 2 Extreme Mobile Atom

60 MHz-66 MHz 50 MHz-66 MHz 66 MHz-100 MHz 100 MHz 60 MHz-66 MHz 100 MHz-133 MHz 100 MHz-133 MHz 100 MHz-133 MHz 100 MHz-133 MHz 100 MHz 133 MHz-200 MHz 200 MHz-266 MHz 133 MHz-200 MHz 200 MHz-266 MHz 100 MHz-133 MHz 200 MHz-266 MHz 133 MHz-200 MHz 66 MHz-200 MHz 133 MHz-200 MHz 133 MHz 66 MHz-200 MHz 200 MHz 133 MHz-200 MHz 100 MHz-133 MHz 100 MHz-166 MHz 100 MHz-400 MHz 133 MHz-166 MHz 133 MHz-166 MHz 133 MHz-200 MHz 200 MHz-333 MHz 133 MHz-266 MHz 266 MHz-333 MHz 266 MHz

1 1 1 1 1 1 1 1 4 4 4 4 4 4 4 4 4 1-4 1-4 4 1-4 4 4 1 4 4 4 4 4 4 4 4 4

64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit

480 MB/s-528 MB/s 400 MB/s-528 MB/s 528 MB/s-800 MB/s 800 MB/s 480 MB/s-528 MB/s 800 MB/s-1064 MB/s 800 MB/s-1064 MB/s 800 MB/s-1064 MB/s 3200 MB/s-4256 MB/s 3200 MB/s 4256 MB/s-6400 MB/s 6400 MB/s-8512 MB/s 4256 MB/s-6400 MB/s 6400 MB/s-8512 MB/s 3200 MB/s-4256 MB/s 6400 MB/s-8512 MB/s 6400 MB/s-8512 MB/s 528 MB/s-6400 MB/s 4256 MB/s-6400 MB/s 4256 MB/s 528 MB/s-6400 MB/s 6400 MB/s 4256 MB/s-6400 MB/s 800 MB/s-1064 MB/s 3200 MB/s-5312 MB/s 3200 MB/s-12800 MB/s 4256 MB/s-5312 MB/s 4256 MB/s-5312 MB/s 4256 MB/s-6400 MB/s 6400 MB/s-10656 MB/s 4256 MB/s-8512 MB/s 8512 MB/s-10656 MB/s 8512 MB/s 8512 MB/s-12800 MB/s 6400 MB/s-8512 MB/s 3200 MB/s-5312 MB/s [edit]

266 MHz-400 MHz 4 200 MHz-266 MHz 4 100 MHz-166 MHz 4

AMD processors
CPU K5 K6 K6-II K6-III Athlon Athlon XP Athlon MP Mobile Athlon 4 Athlon XP-M Duron Sempron FSB Clock 50 MHz-66 MHz 66 MHz Number of Transfers/Cycle Bus Width 1 1 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit 64-bit Transfer Rate 400 MB/s-528 MB/s 528 MB/s 528 MB/s-800 MB/s 528 MB/s-800 MB/s 1600 MB/s-2128 MB/s 1600 MB/s-3200 MB/s 1600 MB/s-2128 MB/s 1600 MB/s 1600 MB/s-2128 MB/s 1600 MB/s-2128 MB/s 2656 MB/s-3200 MB/s

66 MHz-100 MHz 1 66 MHz-100 MHz 1 100 MHz-133 MHz 2 100 MHz-200 MHz 2 100 MHz-133 MHz 2 100 MHz 2 100 MHz-133 MHz 2 100 MHz-133 MHz 2 166 MHz-200 MHz 2

See also
HyperTransport Intel QuickPath Interconnect
Wikimedia Commons has media related to: Computer
motherboards

[edit]

External links
CPU World

[edit]

cpu-data.info cpu-collection.de (only information up to 1998) Intel ARK - "Your source for information on Intel products"

References

[edit]

1. ^ Scott Mueller (2003). Upgrading and repairing PCs (15th ed.). Que Publishing. p. 314. ISBN 978-0-7897-2974-3. 2. ^ Todd Langley and Rob Kowalczyk (January 2009). "Introduction to Intel Architecture: The Basics" . "White paper". Intel Corporation. Retrieved May 28, 2011. 3. ^ Charlie Demerjian (April 17, 2007). "Intel opens up its front side bus to the world+dog: IDF Spring 007 Xilinx heralds the bombshell" . The Inquirer. Retrieved May 28, 2011. 4. ^ "Nallatech Launches EarlyAccess Program for the Industrys First FSB-FPGAModule" . Business Wire news release (Nallatech). September 18, 2007. Retrieved June 14, 2011. 5. ^ "XtremeData Offers Stratix III FPGA-Based Intel FSB Module" . Business Wire news release (Chip Design magazine). September 18, 2007. Retrieved June 14, 2011. 6. ^ Ashlee Vance (April 17, 2007). "High fiber diet gives Intel 'regularity' needed to beat AMD" . The Register. Retrieved May 28, 2011. 7. ^ "XtremeData Begins Shipping 1066 MHzAltera Stratix III FPGA-Based Intel FSB Module" . Business Wire news release (XtremeData). June 17, 2008. Retrieved June 14, 2011. 8. ^ Allan McNaughton (September 29, 2003). "AMD HyperTransport Bus: Transport Your Application to Hyper Performance" . AMD. 9. ^ "An Introduction to the Intel QuickPath Interconnect" . Intel Corporation. January 30, 2009. Retrieved June 14, 2011.
v t e General Standards Portable Embedded Storage Peripheral [hide] Computer bus official and de facto standards (wired) System bus Front-side bus Back-side bus Daisy chain Control bus Address bus Bus contention Plug and play List of bus bandwidths S-100 bus Unibus VAXBI MBus STD Bus SMBus Q-Bus ISA Zorro II Zorro III CAMAC FASTBUS LPC HP Precision Bus EISA VME VXI VXS NuBus TURBOchannel MCA SBus VLB PCI PXI HP GSC bus CoreConnect InfiniBand UP A PCI Extended (PCI-X) AGP PCI Express (PCIe) Intel QuickPath Interconnect HyperTransport PC Card ExpressCard Multidrop bus AMBA Wishbone ST-506 ESDI SMD Parallel ATA (P ATA) DMA SSA HIPPI USB MSC IEEE 1394 interface (FireWire) Serial ATA (SATA) eSATA eSATAp SCSI Parallel SCSI SAS Apple Desktop Bus HIL MIDI Multibus RS-232 RS-422 RS-423 RS-485 DMX512-A IEEE-488 (GPIB) IEEE-1284 (parallel port) UNI/O ACCESS.bus 1-Wire IC SPI Parallel SCSI Profibus USB IEEE 1394 (FireWire) Camera Link External PCIe Thunderbolt
Note: interfaces are listed in speed ascending order (roughly), the interface at the end of each section should be the fastest

Category

Categories: Computer buses Motherboard

This page was last modified on 21 February 2013 at 17:59. Text is available under the Creative Commons Attribution-ShareAlike License; additional terms may apply. See Terms of Use for details. Wikipedia is a registered trademark of the Wikimedia Foundation, Inc., a non-profit organization. Contact us Privacy policy About Wikipedia Disclaimers Mobile view