Welcome to Scribd, the world's digital library. Read, publish, and share books and documents. See more
Download
Standard view
Full view
of .
Look up keyword
Like this
1Activity
0 of .
Results for:
No results containing your search query
P. 1
DS 82C55

DS 82C55

Ratings: (0)|Views: 125|Likes:
Published by illuminatissm

More info:

Published by: illuminatissm on Apr 29, 2009
Copyright:Attribution Non-commercial

Availability:

Read on Scribd mobile: iPhone, iPad and Android.
download as PDF, TXT or read online from Scribd
See more
See less

06/16/2009

pdf

text

original

 
1
 ® 
FN2969.10 
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.1-888-INTERSIL or 1-888-468-3774
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.Copyright Intersil Americas Inc. 2002, 2005, 2006. All Rights ReservedAll other trademarks mentioned are the property of their respective owners.
82C55A
CMOS Programmable Peripheral Interface 
The Intersil 82C55A is a high performance CMOS version ofthe industry standard 8255A and is manufactured using aself-aligned silicon gate CMOS process (Scaled SAJI IV). Itis a general purpose programmable I/O device which maybe used with many different microprocessors. There are 24I/O pins which may be individually programmed in 2 groupsof 12 and used in 3 major modes of operation. The highperformance and industry standard configuration of the82C55A make it compatible with the 80C86, 80C88 andother microprocessors.Static CMOS circuit design insures low operating power. TTLcompatibility over the full military temperature range and bushold circuitry eliminate the need for pull-up resistors. TheIntersil advanced SAJI process results in performance equalto or greater than existing functionally equivalent products ata fraction of the power.
Features 
Pb-Free Plus Anneal Available (RoHS Compliant)(See Ordering Info)Pin Compatible with NMOS 8255A24 Programmable I/O PinsFully TTL CompatibleHigh Speed, No “Wait State” Operation with 5MHz and8MHz 80C86 and 80C88Direct Bit Set/Reset CapabilityEnhanced Control Word Read CapabilityL7 Process2.5mA Drive Capability on All I/O PortsLow Standby Power (ICCSB). . . . . . . . . . . . . . . . . . .10
μ
A
Ordering Information 
PART NUMBERSTEMP.RANGE (°C)PACKAGEPKG. DWG. #5MHzPARTMARKING8MHzPARTMARKING
CP82C55A-5CP82C55A-5CP82C55ACP82C55A0 to +7040 Ld PDIPE40.6CP82C55A-5Z (Note)CP82C55A-5ZCP82C55AZ (Note)CP82C55AZ0 to +7040 Ld PDIP (Pb-free)IP82C55AIP82C55A-40 to +8540 Ld PDIPIP82C55AZ (Note)IP82C55AZ-40 to +8540 Ld PDIP (Pb-free)CS82C55A-5*CS82C55A-5CS82C55A*CS82C55A*0 to +7044 Ld PLCCN44.65CS82C55A-5Z* (Note)CS82C55A-5ZCS82C55AZ* (Note)CS82C55AZ0 to +7044 Ld PLCC (Pb-free)IS82C55A-5*IS82C55A-5IS82C55A*IS82C55A*-40 to +8544 Ld PLCCIS82C55A-5Z* (Note)IS82C55A-5ZIS82C55AZ* (Note)IS82C55AZ-40 to +8544 Ld PLCC (Pb-free)CQ82C55A*CQ82C55A*0 to +7044 Ld MQFPQ44.10x10CQ82C55AZ (Note)CQ82C55AZ0 to +7044 Ld MQFP (Pb-free)IQ82C55A*IQ82C55A*-40 to +8544 Ld MQFPIQ82C55AZ* (Note)IQ82C55AZ-40 to +8544 Ld MQFP (Pb-free)ID82C55AID82C55A-40 to +8540 Ld CERDIPF40.6MD82C55A/BMD82C55A/B-55 to +1258406602QA8406602QASMD#8406602XA8406602XASMD#44 Ld CLCCJ44.A*Add “96” suffix to part number for tape and reel packaging.NOTE:Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate terminationfinish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
Data SheetNovember 16, 200
 
FN2969.10November 16, 2006
Pinouts 
82C55A (PDIP, CERDIP)
TOP VIEW
82C55A (CLCC)
TOP VIEW
82C55A (PLCC)
TOP VIEW
82C55A (MQFP)
TOP VIEW
PA3PA2PA1PA0RDCSGNDA1A0PC7PC6PC5PC4PC0PC1PC2PC3PB0PB1PB2PA4PA5PA6PA7WRRESETD0D1D2D3D4D5D6D7V
CC
PB7PB6PB5PB4PB3131234567891011121415161718192028403938373635343332313029272625242322214065321444342414910118712131716151439383736353433323130291819202122232425262728GNDNCA1A0PC7PC6PC5PC4PC0PC1PC2
    P     C    3    P    B    0    P    B    1    P    B    2    P    B    3    P    B    4    P    B    5    P    B    6    P    B    7    V
     C     C
    N     C
NCRESETD0D1D2D3D4D5D6D7NC
     C     S    R    D    P    A    0    P    A    1    P    A    2    P    A    3    P    A    4    P    A    5    P    A    6    P    A    7    W    R
CSGNDA1A0PC7PC6PC5PC4PC0PC1
    P     C    3    P    B    0    P    B    1    P    B    2    P    B    3    P    B    4    P    B    5    P    B    6    P    B    7    N     C
NCRESETD0D1D2D3D4D5D6D7V
CC
    R    D    P    A    0    P    A    1    P    A    2    P    A    3    P    A    4    P    A    5    P    A    6    P    A    7    W    R    N     C    P     C    2
NC444342414039383736353433323130292827123456 262524232221201918 7891011121314151617PC6PC7A0A1GNDCS1234567891011121314151617PC5PC4PC0PC1PC22827262524232221201918 PB7V
CC
D7D6D5D439383736353433323130294443424140
    N     C    P    A    4    P    A    5    P    A    6    P    A    7    W    R
RESETD0D1D2D3
    R    D    P    A    0    P    A    1    P    A    2    P    A    3    N     C    P    B    3    P    B    4    P    B    5    P    B    6    N     C    N     C    P     C    3    P    B    0    P    B    1    P    B    2
82C55A
 
FN2969.10November 16, 2006
Functional Diagram Pin Description 
SYMBOLTYPEDESCRIPTION
V
CC
V
CC
:The +5V power supply pin. A 0.1
μ
F capacitor between V
CC
and GND is recommended for decoupling.GNDGROUNDD0-D7I/ODATA BUS:The Data Bus lines are bidirectional three-state pins connected to the system data bus.RESETIRESET:A high on this input clears the control register and all ports (A, B, C) are set to the input mode with the BusHold” circuitry turned on.CSICHIP SELECT:Chip select is an active low input used to enable the 82C55A onto the Data Bus for CPUcommunications.RDIREAD:Read is an active low input control signal used by the CPU to read status information or data via the data bus.WRIWRITE:Write is an active low input control signal used by the CPU to load control words and data into the 82C55A.A0-A1IADDRESS:These input signals, in conjunction with the RD and WR inputs, control the selection of one of the threeports or the control word register. A0 and A1 are normally connected to the least significant bits of the Address BusA0, A1.PA0-PA7I/OPORT A:8-bit input and output port. Both bus hold high and bus hold low circuitry are present on this port.PB0-PB7I/OPORT B:8-bit input and output port. Bus hold high circuitry is present on this port.PC0-PC7I/OPORT C:8-bit input and output port. Bus hold circuitry is present on this port.
GROUP APORT A(8)GROUP APORT CUPPER(4)GROUP BPORT CLOWER(4)GROUP BPORT B(8)GROUP BCONTROLGROUP ACONTROLDATA BUSBUFFERREADWRITECONTROLLOGICRDWRA1A0RESETCSD7-D0POWERSUPPLIES+5VGNDBIDIRECTIONALDATA BUSI/OPA7-PA0I/OPC7-PC4I/OPC3-PC0I/OPB7-PB08-BITINTERNALDATA BUS
82C55A

You're Reading a Free Preview

Download
scribd
/*********** DO NOT ALTER ANYTHING BELOW THIS LINE ! ************/ var s_code=s.t();if(s_code)document.write(s_code)//-->