Welcome to Scribd, the world's digital library. Read, publish, and share books and documents. See more
Download
Standard view
Full view
of .
Save to My Library
Look up keyword or section
Like this
0Activity

Table Of Contents

INTRODUCTION
1.1 MOTIVATION
1.2 POWER OPTIMIZATION
1.3 LOW-POWER MULTIPLIER DESIGN
1.4 LANGUAGE AND TOOLS USED
1.5 RESEARCH APPROACH
THE ADDERS
2.1.1 Delay
2.1.2 Logic equations
2.2.1 Logic equations
2.4 ANALYSIS OF ADDERS
2.5 DISCUSSIONS
THE MULTIPLIERS
3.1 THE WALLACE TREE MULTIPLIER
3.2 THE BOOTH’S MULTIPLIER
3.2.4 SIGN EXTENSION CORRECTOR
3.2.5 WALLACE TREE ADDER
3.2.6 BOOTH MULTIPLIER BY AN EXAMPLE
3.4 ANALYSIS OF MULTIPLIERS
Table 3.4 Booth Multiplier (Radix – 2)
LOW POWER OPTIMIZATIONS
4.1.1 Parallel Recoding Schemes
Table 4.1: Recoder for the scheme THREE_SIGNAL_1
Table 4.2: Recoder for the scheme THREE_SIGNAL_2
4.1.2 Serial Recoding Schemes
4.2 High Level Comparison
4.3 Delay in various recoding schemes
4.4 New Recoding schemes
OUTPUT WAVEFORMS
6.1 Conclusion
0 of .
Results for:
No results containing your search query
P. 1
10509019_final.pdf

10509019_final.pdf

Ratings: (0)|Views: 1 |Likes:
Published by Muzammil Jamal

More info:

Published by: Muzammil Jamal on Aug 21, 2013
Copyright:Attribution Non-commercial

Availability:

Read on Scribd mobile: iPhone, iPad and Android.
download as PDF, TXT or read online from Scribd
See more
See less

08/21/2013

pdf

text

original

You're Reading a Free Preview
Pages 6 to 56 are not shown in this preview.

You're Reading a Free Preview

Download
/*********** DO NOT ALTER ANYTHING BELOW THIS LINE ! ************/ var s_code=s.t();if(s_code)document.write(s_code)//-->