Welcome to Scribd. Sign in or start your free trial to enjoy unlimited e-books, audiobooks & documents.Find out more
Download
Standard view
Full view
of .
Look up keyword or section
Like this
139Activity
0 of .
Results for:
No results containing your search query
P. 1
PROJECT ON SYNCHRONOUS FIFO DESIGN ,SIMULATION,VERIFICATION and SYNTHESIS using VERILOG

PROJECT ON SYNCHRONOUS FIFO DESIGN ,SIMULATION,VERIFICATION and SYNTHESIS using VERILOG

Ratings: (0)|Views: 10,172|Likes:
Published by asimanand

More info:

Published by: asimanand on Jul 09, 2009
Copyright:Attribution Non-commercial

Availability:

Read on Scribd mobile: iPhone, iPad and Android.
download as DOC, PDF, TXT or read online from Scribd
See more
See less

01/15/2015

pdf

text

original

 
DESIGN, VERIFICATION ANDSYNTHESIS OFSYNCHRONOUS FIFO
1
 
2
 
TABLE OF CONTENTS:
ACRONYMS ………………………………………………………...3
ACKNOWLEDGEMENT …………………………………………...4
HISTORY ……………………………………………………………5
ABSTRACT ………………………………………………………….6
INTRODUCTION …………………………………………………...7
BLACK-BOX VIEW OF SYNCHRONOUS FIFO ……….…….…10
PORT LIST ……………………………………………..………......10
FUNCTIONAL DESCRIPTION …………...………………………12
VERIFICATION OF THE MODULE ………..…………………….22
SYNTHESIS OF THE MODULE ...………………………………..27
CONCLUSION ……………………………………………………..32
APPENDIX …..……………………………………………………..33
o
A1: RTL DESCRIPTION OF SYNCHRONOUS FIFO USING VERILOGHDL
…………………...…………………………...33
o
 
A2: VERILOG TESTBENCH
…………...………………………42
3

Activity (139)

You've already reviewed this. Edit your review.
bhatsvs552 liked this
1 thousand reads
1 hundred reads
Ozan Serpedin liked this
Satish Babu liked this
Prafull Bhivgade liked this
achuu1987 liked this
Neha Shah liked this
Bijay Mishra liked this

You're Reading a Free Preview

Download
scribd
/*********** DO NOT ALTER ANYTHING BELOW THIS LINE ! ************/ var s_code=s.t();if(s_code)document.write(s_code)//-->