Welcome to Scribd, the world's digital library. Read, publish, and share books and documents. See more
Download
Standard view
Full view
of .
Look up keyword
Like this
3Activity
0 of .
Results for:
No results containing your search query
P. 1
R05310201 computer organization MayJune – 2009

R05310201 computer organization MayJune – 2009

Ratings: (0)|Views: 106|Likes:

More info:

Published by: Tamire santhosh mohan on Sep 13, 2009
Copyright:Attribution Non-commercial

Availability:

Read on Scribd mobile: iPhone, iPad and Android.
download as PDF, TXT or read online from Scribd
See more
See less

10/09/2011

pdf

text

original

 
 Code No: 35036JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABADR05 III B.Tech. I Semester Supplementary Exams, May/June – 2009
COMPUTER ORGANIZATION
(Common to EEE, ECE, EIE, E.CONT.E and ETM)Time: 3 hours Max. Marks.80Answer any Five questionsAll questions carry equal marks---1)
 
Design a circuit to increment, decrement, complement and clear a 4-bit register using RS flip-flops. Explain the control logic. [16]2)
 
Design register selection circuit to select one of the four 4-bit registers content on to bus.Explain in detail. [16]3)
 
Draw the general block diagram of a micro sequencer and also explain the inputs and outputsalong with their functioning. [16]4)
 
Draw a flowchart to explain how two IEEE 754 floating point number can be added,substracted and multiplied. Give examples for each. Assume single precision numbers.[16]5)
 
Explain in detail the different types of mapping techniques used in the usage of cache memory.[16]6)
 
What are the different kinds of I/O communication techniques? Compare and contrast.[16]7)
 
Explain three segment instruction pipeline and show the timing diagram with data conflict.[16]8)
 
Explain the functioning of omega switching network with a neat sketch. [16]X-X-X
SET-1
campusexpress.co.in
  c  a  m  p  u  s  e  x  p  r  e  s  s.  c  o.   i  n
 
Code No: 35036JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABADR05 III B.Tech. I Semester Supplementary Exams, May/June – 2009
COMPUTER ORGANIZATION
(Common to EEE, ECE, EIE, E.CONT.E and ETM)Time: 3 hours Max. Marks.80Answer any Five questionsAll questions carry equal marks---1.a) Differentiate between high level and low level languages .What are the requirements forthe good programming language.b) Explain various Bus lines. [8+8]2.a) What are register transfer logic languages? Explain few RTL standards for branching withtheir actual functioning.b) What is use of buffers? Explain about tri-state buffers. Explain about high impendencestate. [8+8]3.a) Explain about the micro programmed control organization.b) Write the differences between microprogramming and Nan programming. [8+8].4.a) Explain the addition of numbers using 2’scomplement notations.b) Draw a flowchart which explains multiplication of two signed magnitude fixed pointnumbers. [8+8]5. Compare and contrast Asynchronous DRAM and Synchronous DRAM. [16]6.a) Explain the concept of daisy chaining priority.b) What is DMA explain its working. [8+8]7.a) Explain the different types of parallel processors.b) Explain pipeline for floating point addition and subtraction. [8+8]8.a) What are the different interconnection structures used in multiprocessors?b) Explain time-shared common bus in detail. [8+8]x-x-x
SET-2
campusexpress.co.in
  c  a  m  p  u  s  e  x  p  r  e  s  s.  c  o.   i  n
 
Code No: 35036JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABADR05 III B.Tech. I Semester Supplementary Exams, May/June – 2009
COMPUTER ORGANIZATION
(Common to EEE, ECE, EIE, E.CONT.E and ETM)Time: 3 hours Max. Marks.80Answer any Five questionsAll questions carry equal marks---1.a) Explain about various buses such as internal, external, backplane, I/O system, address, data,synchronous and asynchronous.b) What are the different performance measures used to represent a computer system’s performance.[8+8]2.a) Discuss in detail about various types of shift micro operations.b) List various registers in a computer along with their purpose. [8+8]3.a) Explain the variety of techniques available for sequencing of microinstructions based on theformat of the address information in the microinstruction.b) How do you map micro operation to a micro instruction address. [8+8]4. Draw a flow chart to explain how addition and subtraction of two fixed point numbers can bedone. Also draw a circuit using full address of it. [16]5. Explain the following applications:i)
 
ROM ii) PROM iii) EPROM iv) EEPROM [16]6. Explain the following:i)Asynchronous serial transferii)Asynchronous communication interface. [8+8]7. Explain the following with related to instruction pipeline(a) Pipeline conflicts (b) delayed branch(c) Operand forwarding (d) data dependency [16]8.a) Explain multiport memory in detail.b) What is polling? Explain in detail. [8+8]x-x-x
SET-3
campusexpress.co.in
  c  a  m  p  u  s  e  x  p  r  e  s  s.  c  o.   i  n

You're Reading a Free Preview

Download
scribd
/*********** DO NOT ALTER ANYTHING BELOW THIS LINE ! ************/ var s_code=s.t();if(s_code)document.write(s_code)//-->