Welcome to Scribd, the world's digital library. Read, publish, and share books and documents. See more
Download
Standard view
Full view
of .
Look up keyword
Like this
1Activity
0 of .
Results for:
No results containing your search query
P. 1
Co Questions

Co Questions

Ratings: (0)|Views: 31 |Likes:
Published by chand123123
Computer Organisation questions
Computer Organisation questions

More info:

Published by: chand123123 on Jan 13, 2010
Copyright:Attribution Non-commercial

Availability:

Read on Scribd mobile: iPhone, iPad and Android.
download as DOC, PDF, TXT or read online from Scribd
See more
See less

01/13/2010

pdf

text

original

 
COMPUTER ORGANIZATIONQuestions from University Question Paper forIV CHAPTER- INPUT/OUTPUT ORGANIZATION
No.
QuestionYearMarks
1.Explain DMA controller in detail. Or With the block diagram of a DMA controller. Explain howdata is transferred between disk and memory.Or Explain how DMA transfer will improve the data transfer ratein a computer.Or What is meant by direct memory access (DMA)? Explain theuse of a DMA controller in a computer system.July.07Jan/Feb.04Jan/Feb.05July/Aug.04Dec.0510108882.What is interrupt? Discuss polling and vectored interrupts. Or What is interrupt? Explain how multiple devices are handledin interrupts.Or What are the sequences of events involved in handling aninterrupt request (when the interrupts have been enabled)?Or Explain the two interrupt priority schemes.July.07Jan/Feb.04July.06Jan/Feb.03Dec.05Dec.05101066663.What is bus arbitration? Explain two approaches to handle bus arbitration. Dec.06 /Jan.07July.06Jan/Feb.0381084.Explain asynchronous bus structure with timing diagram.Dec.06 /Jan.0765.Write an ISR to read one line from a keyboard usinginterrupts on IA-32 processors.Or Write an ISR to read one line from a keyboard usingregisters. Call it from a main program.Dec.06 /Jan.07Dec.05686.Short notes on DMA controllerJuly.065
 
7.What are the two different I/O techniques in which CPU isdirectly involved in data transfer?Jan/Feb.05128.List and explain the sequence of steps that takes place whenan interrupt is received by CPU.July/Aug.04129.Explain synchronous bus structure with timing diagram.Jan/Feb.03Dec.0564
 
COMPUTER ORGANIZATIONQuestions from University Question Paper forV CHAPTER- THE MEMORY SYSTEM
No.
QuestionYearMarks
1.Describe the internal organization of a 2M x 8 dynamicmemory chip.July.07Dec.06/Jan.07July/Aug.04Dec.0510101082.With the help of a suitable diagram, explain how mapping is performed in direct mapped cache organization.July.07Dec.05653.Explain any two cache mapping functions.Jan/Feb.0384.Explain with a neat diagram how write and read operationstake place in 1k x 1 memory chip.Dec.06 /Jan.07July/Aug.04Jan/Feb.03101075. Write short notes oni)FLASH memoryii)EPROM and EEPROMDec.06 /Jan.0766.Discuss on set associative mapped cache organization.Dec.06 /Jan.0787.Explain with neat diagram the organization of 16 x 8 memorychip.Or Show the organization of bit cells in a 16 x 8 memory chip andexplain how read and write operations are carried out.July.06Jan/Feb.04Jan/Feb.05810108.Explain any two cache mapping functions.July.0669.Explain with neat diagram the virtual memory addresstranslation.July.06Dec.056810.Write short notes on Read Only Memory. Or July.06Jan/Feb.03Jan/Feb.04565

You're Reading a Free Preview

Download
scribd
/*********** DO NOT ALTER ANYTHING BELOW THIS LINE ! ************/ var s_code=s.t();if(s_code)document.write(s_code)//-->