Welcome to Scribd, the world's digital library. Read, publish, and share books and documents. See more
Download
Standard view
Full view
of .
Look up keyword or section
Like this
42Activity

Table Of Contents

0 of .
Results for:
No results containing your search query
P. 1
Logical Effort

Logical Effort

Ratings: (0)|Views: 5,632|Likes:
Published by gmahajan0
it describes layout techniques
it describes layout techniques

More info:

Published by: gmahajan0 on Feb 02, 2010
Copyright:Attribution Non-commercial

Availability:

Read on Scribd mobile: iPhone, iPad and Android.
download as PDF, TXT or read online from Scribd
See more
See less

01/18/2014

pdf

text

original

 
Logical Effort:Designing Fast CMOS Circuits
Ivan E. SutherlandBob F. SproullDavid L. Harris
DRAFT of May 19, 1998Copyrightc
   
1998, Morgan Kaufmann Publishers, Inc.This material may not be copied or distributed without permission of thepublisher.
 
ii
 
Contents
1 The Method of Logical Effort 1
1.1 Delay in a logic gate . . . . . . . . . . . . . . . . . . . . . . . . 21.2 Multi-stage logic networks . . . . . . . . . . . . . . . . . . . . . 91.3 Choosing the best number of stages . . . . . . . . . . . . . . . . 161.4 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 181.5 Exercises . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
2 Design Examples 23
2.1 The
AND
function of eight inputs . . . . . . . . . . . . . . . . . . 232.1.1 Calculating gate sizes . . . . . . . . . . . . . . . . . . . . 262.2 Decoder . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 272.2.1 Generating complementary inputs . . . . . . . . . . . . . 292.3 Synchronous arbitration . . . . . . . . . . . . . . . . . . . . . . . 312.3.1 The original circuit . . . . . . . . . . . . . . . . . . . . . 312.3.2 Improving the design . . . . . . . . . . . . . . . . . . . . 342.3.3 Restructuring the problem . . . . . . . . . . . . . . . . . 382.4 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 382.5 Exercises . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
3 Deriving the Method of Logical Effort 41
3.1 Model of a logic gate . . . . . . . . . . . . . . . . . . . . . . . . 423.2 Delay in a logic gate . . . . . . . . . . . . . . . . . . . . . . . . 443.3 Minimizing delay along a path . . . . . . . . . . . . . . . . . . . 473.4 Choosing the length of a path . . . . . . . . . . . . . . . . . . . . 493.5 Using the wrong number of stages . . . . . . . . . . . . . . . . . 543.6 Using the wrong gate size . . . . . . . . . . . . . . . . . . . . . . 553.7 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 553.8 Exercises . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57iii

Activity (42)

You've already reviewed this. Edit your review.
Neev Ghodasara liked this
1 thousand reads
1 hundred reads
Ajit Singh liked this
Cậu Bé Hư liked this
Anushree Saran liked this
komailbadami liked this
NatashaKiller liked this
Matt Bohannon liked this
Saurav Chowdhury liked this

You're Reading a Free Preview

Download
scribd
/*********** DO NOT ALTER ANYTHING BELOW THIS LINE ! ************/ var s_code=s.t();if(s_code)document.write(s_code)//-->