Professional Documents
Culture Documents
Parameter Value
Multiple Access Scheme Direct Sequence CDMA
Duplexing Method FDD
Chip Rate 3.84 Mcps
Carrier Spacing 5 MHz
Carrier Spacing Raster 200 kHz
Frame Length 10 ms
Slots per Frame 15
Inter-cell Synchronisation None
Spreading factor Variable (4-512)
User Data Rate 8->384 kbps
Duplexing Method
• UMTS FDD mode makes use of 190MHz
Frequency Division Duplexing
2.
2.
1.
1.
11
17
92
98
G
G
H
H
H
The Uplink and Downlink
z
z
z
!
1.
1.
1.
2.
2.
2.
2G z
2.
8G
85
95
9G
05
2G
1G
15
The Uplink/Downlink Separation
H
!
G
H
G
z
H
H
H
H
H
z
H
z
z
z
is 190MHz
z
U101 UMTS Network Systems Overview 6
UMTS Air Interface
Chip Rate
• The chiprate used in UMTS FDD mode is 3.84Mcps
• This leads to a carrier bandwidth of approximately 5MHz
• This chip rate was chosen because it:
! Could be generated simply from existing GSM clock rates
! Provided a similar bandwidth to cdma2000 to allow shared use of filters etc in
UEs
• Note: Initially UMTS was specified as having a chip rate of 4.096Mcps.
! You may find some old texts and papers referring to this chip rate
Interference
50dB path loss Signal
150dB path loss
One2One BT Cellnet
0.3MHz 0.3MHz
20MHz 14.6MHz 10MHz 14.8MHz 10MHz 10MHz
#0 #1 #2 #i #14
Superframe Structure
• 72 Radio Frames make a Superframe
• Superframe Period Tsf = 720ms
Superframes are used for
#0 #1 #2 #i #71
Tsf = 720ms
Radio Link
Control RLC
L2 Logical Channels
Medium Access
Control MAC
Transport
Channels
Physical
L1 Physcial Layer Channels
! Bearer Control
Radio Link
! Monitoring Control RLC
Medium Access
! Measurement Reporting Control MAC
Transport
! Paging Channels
Physical
Channels
Medium Access
Control MAC
Transport
Channels
L1 Physical Layer
Physical
Channels
! Random Access
Radio Link
! Physical Link Control Control RLC
Medium Access
! Multiplexing and Channel Mapping Control MAC
L1 Physical Layer
Physical
Channels
L2 Logical Channels
Medium Access
Control MAC
Transport
Channels
L1 Physical Layer
Physical
Channels
RRC RRC
RLC RLC
MAC MAC
Physical Physical
Dedicated Channels
• The Dedicated Physical Data Channel (DPDCH) is used to
carry user information
• The Dedicated Physical Control Channel (DPCCH) is used to
carry dedicated control information regarding its associated
DCHs
Transport
Channels
AICH
DPCCH
DPDCH
PDSCH
S-CCPCH
P-CCPCH
PCPCH
PRACH
P-SCH
S-SCH
CPICH
AP-AICH
CD/CA-ICH
Physical Channels
Codes in UMTS
• We have already talked generically about codes in CDMA
• In UMTS there are a number of different types of codes:
! Synchronisation Codes
" To enable an unsynchronised UE to synchronise and determine the
scrambling code of the cell
! Channelisation Codes
" To spread and channelise within a UE or cell
! Scrambling Codes
" To separate the UEs and cells
Synchronisation Codes
• These are short duration Gold codes
• They have length 256 chips and duration 66.67µs
• There is 1 primary code and 64 secondary codes
Channelisation Codes
• These are short Orthogonal Variable Spreading Factor (OVSF)
codes
• They are of length 4 - 512 chips long (1.04-133.34µs)
dependant upon the channel and required bit rate of the service
• There are between 4 and 512 codes dependant on the length
of the code
• OVSF codes are orthogonal
OVSF codes
• Orthogonal Variable Spreading Factor Codes can be defined by
a code tree:
Cch,4,0 =(1,1,1,1)
Cch,2,0 = (1,1)
Cch,4,1 = (1,1,-1,-1)
Cch,1,0 = (1)
Cch,4,2 = (1,-1,1,-1)
Cch,2,1 = (1,-1)
Cch,4,3 = (1,-1,-1,1)
SF = 1 SF = 2 SF = 4
• Where
! SF = Spreading Factor of code (maximum 512 for UMTS)
! k = code number = 0<=k<=SF-1
C ch,2,0 = (1,1)
C ch,4,0 =(1,1,1,1)
IN USE Cch,2,0 = (1,1)
IN USE
Cch,4,0 =(1,1,1,1)
Scrambling Codes
• Downlink Scrambling codes are complex valued Gold codes
! They are a 38400 chip segment from a 218 chip code, duration 10ms (1
frame)
! There are 512 primary codes and 15 secondary codes associated with
each primary code
• Uplink Scrambling codes can be long or short codes
" Long codes are complex valued Gold codes and are a 38400 chip
segment from a 225 chip code, duration 10ms (1 frame)
– There are 16,777,216 codes…
" Short codes are complex valued S(2) codes and 256 chips long, duration
66.67µs
– There are again 16,777,216 codes
256 chips
66.67µs
2560 chips
666.7µs
256 chips
66.67µs
2560 chips
666.7µs
256 chips
66.67µs
30 kbps,
P-CCPCH Data (10 bits) Pilot (8 bits) Data (10 bits) Pilot (8 bits) Data (10 bits) Pilot (8 bits) SF=256
TFCI (0 - 8 bits per Data (10 - 1272 bits Pilot (0 - 16 bits per 30-1920 kbps,
S-CCPCH SF=4-256
slot) per slot) slot)
1 timeslot 2560 chips, 666.7µs
Message
PRACH
15 - 120 kbps,
Data (10 - 80 bits per SF=32-256
Data
slot)
PRACH message
15 kbps,
Control Pilot (8 bits per slot) TFCI (2 bits per slot) SF=256
AICH
• The AICH indicates whether the PRACH preamble has been received
• If the Node-B receives the preamble it mirrors the preamble signature
back on the AICH
2 frames = 20 ms
Message
PRACH
AICH
PCPCH
• Similar to the the PRACH
• Additionally a collision detection preamble is sent
• The AI-ICH responds to the PCPCH access preamble
• The CD/CA-ICH responds to the collision detection preamble
• The message part has the same structure as an uplink DPCH
Pj Pj
P1 Message Part
P0
4096 chips
0 or 8 slots N*10 msec
PICH
• The PICH is the Paging Indication Channel, used to inform the UE that it
should listen to the PCH
• Fixed rate (SF=256)
• N Paging Indicators {PI0, …, PIN-1} are transmitted in each PICH frame,
where N=18, 36, 72, or 144.
• These are mapped to 300 transmitted bits
288 bits for paging indication 12 bits (undefined)
UE
Downlink-Dedicated Physical
Channel..Frame/Slot Structure
• The dedicated transport channel (DCH), is transmitted in time-multiplex with control
information generated at Layer 1 (known pilot bits, TPC commands, and an optional
TFCI)
• k = 0..7 • Spreading Factor, SF = 256/2k
• Bits per Slot, Ndata = 10*2k bits ! SF = 512 - 4
! Ndata = 10 - 1280 bits • Channel Bit Rate, Rb = 15*2k kbps
! Rb = 15 - 1920kbps
DPDCH/DPCCH Serial -
Parallel
cch ωt)
sin(ω
Q Pulse
Shaping
Pilot+TPC+TFCI Data
Data
DPDCH N data bits
1 radio frame: T f = 10 ms
UL-DPCCH(3)..Slot/Frame Structure
• Used to carry control information generated at Layer 1.
• The Layer 1 control information • Channel Bit Rate
consists of: ! Rb = 15 kbps
! known pilot bits • Spreading Factor
! transmit power-control (TPC) ! SF = 256
commands
! feedback information (FBI)
• Bits per slot = 10
! optional transport-format
combination indicator (TFCI).
Pilot TFCI FBI TPC
DPCCH N pilot bits N FBI bits N TPC bits
N TFCI bits
1 radio frame: T f = 10 ms
cDPDCH ωt)
cos(ω
DPDCH Real Pulse
Shaping
cscramb
I+jQ
cDPCCH ωt)
sin(ω
DPCCH Imag Pulse
Shaping
cd,3 βd
Σ
DPDCH3 I
cd,5 βd
DPDCH5
Sdpch,n
I+jQ
cd,2 βd
S
DPDCH2
cd,4 βd
DPDCH4
βd
Σ
cd,6 Q
DPDCH6
j
cc βc
DPCCH
60kbps Bit x4
Pulse Shaping and
Modulation
Stream
c1 s1
x2 All the channels are spread to the same chip
30kbps Bit rate and then added together.
Note: to achieve the same Eb/No we must
Stream x1 modify the power per chip before combining
c2 the chip streams
15kbps Bit
Stream
c3
Questions
• Which other physical channels are similar to the AICH?
• What are the two parts of the PRACH channel?
• Which layers do the Transport channels connect?
• Where is the MAC layer terminated?