Log In | Sign Up | Help
Upload_transparent

Your document has been indexed by the following search engines:

Google Bot has been here 65 times.

  • First crawled about 1 year ago.
  • Last crawled 1 day ago.

Yahoo! Bot has been here 56 times.

  • First crawled about 1 year ago.
  • Last crawled 4 days ago.

MSN Bot has been here 16 times.

  • First crawled about 1 year ago.
  • Last crawled 19 days ago.
Latest Searches Leading to this Doc
content addressable memory flash
"memory input 0 is not directly addressable"
memory input 0 is not directly addressable
hamming code[7 4] using c
output number 1 not directly addressable
hamming memory
error: memory input 6 is not directly addressable
memory soft error
cams errors
memory input 1 is not directly addressable
error: memory input 3 is not directly addressable
tcam parity error
"error control systems for digital communication and storage" download
error correction code for cache memory .doc
+multiple +input +xor gate =cml
"8646 memory error"
8646 memory error
tcam soft error
content addressable memory error control code
content addressable memory error control coding
error: memory input 0 is not directly addressable
memory input 4 is not directly addressable
content-addressable memory (cam
soft miss error
flash memory soft error rate
a ternary content addressable memory based on 4t static storage and including a current race sensing scheme by i.arsovski t.chandler and a.sheikholeslami
"error: memory input 0 is not directly addressable"
reducing the error rate using a hamming code
error correction codes semiconductor memories
error: memory input 7 is not directly addressable
ecc sram "soft error rate"
cam memory ecc
cam with threshold logic
soft error memory
ml sl tcam
soft error
content addressable memory dynamic or
low energy soft error tolerant architecture
content addressable memory cam
memory input not directly addressable
content addressable memories 2008
a ternary content-addressable memory based on 4t static storage and including a current-race sensing scheme
CAM redundancy dosaka
error: memory input 4 is not directly addressable
search for bit tolerant
acceptable ecc memory error rates
error tolerant chip architecture low power
soft error sense
"data bit * was in error and corrected"
cam sram
a soft-error tolerant content-addressable memory {cam} using an error-correcting-match scheme
cam in edram
transistors soft error tolerant
soft error resistance
matchline sensing tcam
a soft-error tolerant content-addressable memory
content addresable memory codings
"content addressable memory (cam) circuits and architectures"
These queries are updated daily.

A soft-error tolerant content-addressable memory (CAM) using an error-correcting-match scheme

Modern integrated circuits require careful attention to the soft-error rate (SER) resulting from bit upsets, which are normally caused by alpha particle or neutron hits. These events, also referred to as single-event upsets (SEUs), will become more problematic in future technologies. This paper presents a binary content-addressable memory (CAM) design with high immunity to SEUs. Conventionally, error-correcting codes (ECC) have been used in SRAMs to address this issue, but these techniques are not immediately applicable to CAMs because they depend on processing the full contents of the memory word outside the array, which is not possible in a normal CAM access. The proposed design consists of a new matching technique that uses coding to increase the Hamming distance between words, in conjunction with a modified matchline sensing scheme. The result is a CAM design that reduces the SER with no increase in delay or power dissipation, and with only a 12% increase in area.

  • Send This
  • Add_to_favs_transparent
  • Embed
  • Download
  • Flag
  • Add to Favorites

Scribd requires Javascript. Please enable Javascript in your browser.

Document Information

276 Views | 0 Likes | 0 Comments | 2 Favorites

Added By
Description

Modern integrated circuits require careful attention to the soft-error rate (SER) resulting from bit upsets, which are normally caused by alpha particle or neutron hits. These events, also referred to as single-event upsets (SEUs), will become more problematic in future technologies. This paper presents a binary content-addressable memory (CAM) design with high immunity to SEUs. Conventionally, error-correcting codes (ECC) have been used in SRAMs to address this issue, but these techniques are not immediately applicable to CAMs because they depend on processing the full contents of the memory word outside the array, which is not possible in a normal CAM access. The proposed design consists of a new matching technique that uses coding to increase the Hamming distance between words, in conjunction with a modified matchline sensing scheme. The result is a CAM design that reduces the SER with no increase in delay or power dissipation, and with only a 12% increase in area.

Pdf_16x16 4 Pages


Date Added

about 1 year ago

Category
Tags
Groups
Type

Academic Paper

Copyright

Traditional Copyright: All rights reserved

More info »