Welcome to Scribd, the world's digital library. Read, publish, and share books and documents. See more
Download
Standard view
Full view
of .
Save to My Library
Look up keyword
Like this
4Activity
0 of .
Results for:
No results containing your search query
P. 1
VerilogTutorial

VerilogTutorial

Ratings: (0)|Views: 42 |Likes:
Published by rehansharif
HARDWARE DESCRIPTION LANGUAGE (HDL).
HARDWARE DESCRIPTION LANGUAGE (HDL).

More info:

Published by: rehansharif on Jan 27, 2011
Copyright:Attribution Non-commercial

Availability:

Read on Scribd mobile: iPhone, iPad and Android.
download as PDF, TXT or read online from Scribd
See more
See less

11/21/2012

pdf

text

original

 
 
VerilogTutorial
25-Oct-2003
Deepak Kumar TalaComments :deeps@deeps.org Website :http://www.deeps.org 
 
Index
Introduction.
 
History of Verilog.
 
Design and Tool Flow.
 
My First Program in Verilog.
 
Verilog HDL Syntax and Semantics.
 
Verilog Gate Level Modeling Tutorial.
 
Verilog Operators.
 
Verilog behavioral modeling.
 
Procedural Timing Controls.
 
Tasks and Function.
 
System Tasks and Functions.
 
Art of writing test benches.
 
Verilog Tutorial on Modeling Memories and FSM.
 
Parameterized Modules.
 
Verilog Synthesis Tutorial. Verilog PLI Tutorial ?: 20% Complete
 
What's new in Verilog 2001?: 50% Complete
 
Verilog Quick Reference.
 
Verilog in One Day 
: This tutorial is in bit lighter sense, with humor, Sotake it cool and enjoy.
 
 
 
INTRODUCTION
Introduction.
 Verilog is aHARDWARE DESCRIPTION LANGUAGE (HDL). A hardwaredescription Language is a language used to describe a digital system, forexample, a microprocessor or a memory or a simple flip-flop. This justmeans that, by using a HDL one can describe any hardware (digital ) at anylevel.moduled_ff ( d, clk, q, q_bar);
 
inputd ,clk;
 
ouputq, q_bar;
 
always@ (posedgeclk)
 
begin
 
q <= d;
 
q_bar <= !d;
 
end
 
endmodule
 
One can describe a simple Flip flop as that in above figure as well as onecan describe a complicated designs having 1 million gates. Verilog is one ofthe HDL languages available in the industry for designing the Hardware.Verilog allows us to design a Digital design at Behavior Level, RegisterTransfer Level (RTL), Gate level and at switch level. Verilog allowshardware designers to express their designs with behavioral constructs,deterring the details of implementation to a later stage of design in the finaldesign.
 
Many engineers who want to learn Verilog, most often ask this question,how much time it will take to learn Verilog?, Well my answer to them is "
Itmay not take more then one week, if you happen to know at least oneprogramming language".
 
Design Styles
 
Verilog like any other hardware description language, permits the designersto design a design in either Bottom-up or Top-down methodology.
 
Bottom-Up Design
 
The traditional method of electronic design is bottom-up. Each design isperformed at the gate-level using the standard gates ( Refer to theDigital 

You're Reading a Free Preview

Download
/*********** DO NOT ALTER ANYTHING BELOW THIS LINE ! ************/ var s_code=s.t();if(s_code)document.write(s_code)//-->