Welcome to Scribd, the world's digital library. Read, publish, and share books and documents. See more ➡
Standard view
Full view
of .
Add note
Save to My Library
Sync to mobile
Look up keyword or section
Like this

Table Of Contents

1.1 Description of a Digital Fibre-Optic Link system
1.2 Aims
1.3 Overview of the thesis
2.1 Overview of Optic Link Design
2.1.1 Link Design
2.2 Optical Source
2.2.1 Comparison between LED and Laser Diode
Table 1: Comparison of LED and LD [3]
2.2.2 LED
2.3 Advantages of fibre-optic communications [1]
2.4 Optical Module
2.4.1 Optical transmitter [5]
2.4.2 Optical receiver [5]
2.4.3 Optical cable
2.5 Power Budget
2.6 Rise time budget
3.1 Overview
3.2 Hardware Implementation
3.2.1 Optical Module (Transmitter/Receiver circuitry)
3.3 Power Measurement
3.3.1 Overview
3.3.2 Attenuation [6]
3.3.3 Bending Loss [6]
3.3.4 Mechanical Misalignment
3.4 Jitter Testing
3.4.1 Concept of Jitter
3.4.2 Implementation of Jitter
3.5 USB Module
3.5.1 Overview
3.5.2 Concept of transmitter link
3.5.3 Concept of receiver link
3.6 Method of Transmission
3.6.1 Line Coding [1]
Figure 20: RZ Modulation
3.6.2 Data coding
3.6.3 Data communication scheme
3.6.4 Asynchronous Transmission
3.6.5 Synchronous Transmission
3.6.4 Parallel to Serial Conversion
3.6.6 Serial and Parallel Transfers and Conversion
3.7 NRZ/RZ Circuit Design
3.7.1 RZ transmitter module
3.7.2 Multiplier Circuit
3.7.3 Return-Zero receiver module
3.7.4 Software Testing
3.7.5 Hardware Testing
Figure 37: Illustration of Hardware testing circuit
4.1 Overview of Software Design
4.2 BER (Bit-Error-Ratio)
4.2.1 Bit Error Ratio
4.2.2 Bit Error Ratio Tester [12]
4.3 Pseudo Random Generator
4.3.1 Concept
4.4 Eye diagram
4.4.1 Concept
Figure 43: Concept of an eye diagram [12]
4.4.2 Setup of Eye diagram [16]
4.5 Mask measurement
Chapter 5: Presentation and Discussion of Results
5.1 Overview of This Chapter
5.2 Power Measurement Results
5.3 Jitter Results
6.1 Further Development
Appendix A – Results and Simulations
Power measurement
Table A-1: Output Power (dBm) vs. NRZ/RZ (No. of Bits)
Figure A-2: No. of bit errors against Receiver Input Power
Table A-5: Bending Radius measurement data
Jitter Measurement (Eye diagram)
Figure A-7: 0.23% Jitter
Figure A-8: 0.3% Jitter
Appendix B –Flowchart of Software Implementation
Figure B-9: Attenuation Help Menu
Appendix C – Schematic Drawing
Figure C-1: PCB of RZ-Transmitter
Figure C-2: Schematic of Return-Zero module (Receiver)
Figure C-5: Simulated VPI BER vs Received Power
0 of .
Results for:
No results containing your search query
P. 1


Ratings: (0)|Views: 2,939|Likes:
Published by terminatetushar

More info:

Published by: terminatetushar on Feb 01, 2011
Copyright:Attribution Non-commercial


Read on Scribd mobile: iPhone, iPad and Android.
download as PDF, TXT or read online from Scribd
See More
See less





You're Reading a Free Preview
Pages 4 to 41 are not shown in this preview.
You're Reading a Free Preview
Pages 45 to 87 are not shown in this preview.
You're Reading a Free Preview
Pages 91 to 96 are not shown in this preview.

Activity (10)

You've already reviewed this. Edit your review.
1 hundred reads
1 thousand reads
Parvez Shahid liked this
bothernolonger liked this
Rajesh Verma liked this
Monique Gonzales liked this
mukeshh liked this
raman_bhoomi2761 liked this

You're Reading a Free Preview

/*********** DO NOT ALTER ANYTHING BELOW THIS LINE ! ************/ var s_code=s.t();if(s_code)document.write(s_code)//-->