Welcome to Scribd, the world's digital library. Read, publish, and share books and documents. See more
Download
Standard view
Full view
of .
Look up keyword
Like this
3Activity
0 of .
Results for:
No results containing your search query
P. 1
Tanner Lab Record

Tanner Lab Record

Ratings: (0)|Views: 203 |Likes:
Published by Merlin James
tanner tools v13.0 using s-edit diagram of cmos inverter,nand ,nor,10-bit counter.
tanner tools v13.0 using s-edit diagram of cmos inverter,nand ,nor,10-bit counter.

More info:

Published by: Merlin James on Apr 03, 2011
Copyright:Attribution Non-commercial

Availability:

Read on Scribd mobile: iPhone, iPad and Android.
download as PDF, TXT or read online from Scribd
See more
See less

11/24/2012

pdf

text

original

 
CMOS INVERTER
1.SCHEMATIC DIAGRAM:2.REPORT:
Reading library entry "TT_NMOS_PARAMETERS" from "Generic_250nm.lib"Reading library entry "TT_PMOS_PARAMETERS" from "Generic_250nm.lib"Reading library entry "MOS_BIN_MODEL" from "Generic_250nm.lib"Reading library entry "Typ" from "Generic_250nm.lib"Reading library entry "RES_CAP" from "Generic_250nm.lib"Loaded BSIM3v31 model library, Berkeley BSIM3 VERSION 3.1 with extensionsOpening simulation database"C:\DOCUME~1\VLSILA~1\LOCALS~1\Temp\Cell0.tsim"General options:threads = 2Device and node counts:MOSFETs - 2 MOSFET geometries - 2BJTs - 0 JFETs - 0MESFETs - 0 Diodes - 0Capacitors - 0 Resistors - 0Inductors - 0 Mutual inductors - 0Transmission lines - 0 Coupled transmission lines - 0Voltage sources - 2 Current sources - 0VCVS - 0 VCCS - 0CCVS - 0 CCCS - 0V-control switch - 0 I-control switch - 0Macro devices - 0 Verilog-A devices - 0Subcircuits - 0 Subcircuit instances - 0
 
Model Definitions - 2 Computed Models - 2Independent nodes - 1 Boundary nodes - 3Total nodes - 4Parsing 0.03 secondsSetup 0.36 secondsDC operating point 0.03 secondsTransient Analysis 0.25 secondsOverhead 1.94 seconds-----------------------------------------Total 2.61 seconds
3. SPICE SIMULATION
********* Simulation Settings - General Section *********.lib "C:\Documents and Settings\VLSI LAB\My Documents\Tanner EDA\Tanner Toolsv15.0\Process\Generic_250nm\Generic_250nm_Tech\Generic_250nm.lib" tt*-------- Devices With SPICE.ORDER == 0.0 --------***** Top Level *****MPMOS_2_5v_1 Out In Vdd Vdd PMOS25 W=3u L=250n AS=1.95p PS=7.3uAD=1.95p PD=7.3u $ $x=3893 $y=5500 $w=414 $h=600MPMOS_2_5v_2 Out In Gnd 0 NMOS25 W=1.5u L=250n AS=975f PS=4.3u AD=975f PD=4.3u $ $x=3893 $y=4200 $w=414 $h=600*-------- Devices With SPICE.ORDER > 0.0 --------VVoltageSource_2 Vdd Gnd DC 5 $ $x=2300 $y=5600 $w=400 $h=600VVoltageSource_1 In Gnd PULSE(0 5 0 5n 5n 95n 200n) $ $x=1400 $y=4500 $w=400$h=600.PRINT TRAN V(In) $ $x=2550 $y=4650 $w=1500 $h=300.PRINT TRAN V(Out) $ $x=5350 $y=4750 $w=1500 $h=300********* Simulation Settings - Analysis Section *********.tran 15n 1.5u.end
 
4.OUTPUT:

You're Reading a Free Preview

Download
scribd
/*********** DO NOT ALTER ANYTHING BELOW THIS LINE ! ************/ var s_code=s.t();if(s_code)document.write(s_code)//-->