Welcome to Scribd, the world's digital library. Read, publish, and share books and documents. See more
Download
Standard view
Full view
of .
Save to My Library
Look up keyword or section
Like this
2Activity

Table Of Contents

The History of Programmable Logic
Complex Programmable Logic Devices (CPLDs)
Why Use a CPLD?
Field Programmable Gate Arrays (FPGAs)
Logic Consolidation
Introduction
Xilinx Devices
Xilinx CPLDs
Product Features
Selection Considerations
CoolRunner-II Architecture Description
CoolRunner-II Function Block
CoolRunner-II Macrocell
Advanced Interconnect Matrix (AIM)
I/O Blocks
I/O Banking
DataGATE
Division
CoolCLOCK
Design Security
XC9500XL CPLD Overview
Flexible Pin-Locking Architecture
Full IEEE 1149.1 JTAG Development and Debugging Support
Family Highlights
Platform FPGAs
Spartan-3/3E FPGAs
Spartan-3 Features and Benefits
Virtex FPGAs
Virtex-4 FPGAs
ASMBL Architecture
Inside the Virtex-4
Virtex-4 Variants
Virtex-4 LX
Virtex-4 FX
Virtex-4 SX
Military and Aerospace
Automotive and Industrial
Xilinx XA Solutions – Architecting Automotive Intelligence
Design-In Flexibility
XA Product Range
Design Tools
Schematic Capture Process
HDL Design Process
HDL File Change Example
Before (16 x 16 multiplier):
After (32 x 32 multiplier):
HDL Synthesis
ISE Software
Design Verification
Device Implementation
Fitting
Place and Route
Downloading or Programming
System Debug
Dynamic Verification
Debug Verification
Board-Level Verification
Advanced Design Techniques
Embedded SW Design Tools Center
ISE WebPACK Software
Registration and Installation
Module Descriptions
Getting Started
Licenses
Projects
Updating Software
Summary
Design Entry
HDL Editor
The Language Template
Edit the Counter Module
Save the Counter Module
Functional Simulation
State Machine Editor
Top-Level VHDL Designs
Simulate the Design
Top-Level Schematic Designs
ECS Hints
Creating a Top Level Schematic Design
I/O Markers
Simulating the Top Level Schematic Design
Synthesis
Constraints Editor
Implementation
Timing Simulation
Configuration
Design Challenge
Changing the Project from CoolRunner-II to Spartan-3E
The Constraints File
FPGA Reports
Programming
CPLD Reference Designs
Get the Most out of Microcontroller-Based Designs
Design Partitioning
Documentation and Example Code
Intellectual Property (IP) Cores
End Markets
Xilinx Design Services
Design Consultants
Technical Support
Glossary of Terms
ACRONYMS
0 of .
Results for:
No results containing your search query
P. 1
Logic Handbook

Logic Handbook

Ratings: (0)|Views: 3,966|Likes:
Published by dg5694

More info:

Published by: dg5694 on Apr 20, 2011
Copyright:Attribution Non-commercial

Availability:

Read on Scribd mobile: iPhone, iPad and Android.
download as PDF, TXT or read online from Scribd
See more
See less

04/20/2011

pdf

text

original

You're Reading a Free Preview
Pages 4 to 106 are not shown in this preview.
You're Reading a Free Preview
Pages 110 to 125 are not shown in this preview.
You're Reading a Free Preview
Pages 129 to 134 are not shown in this preview.
You're Reading a Free Preview
Pages 138 to 144 are not shown in this preview.

Activity (2)

You've already reviewed this. Edit your review.
1 thousand reads
1 hundred reads

You're Reading a Free Preview

Download
/*********** DO NOT ALTER ANYTHING BELOW THIS LINE ! ************/ var s_code=s.t();if(s_code)document.write(s_code)//-->