Welcome to Scribd, the world's digital library. Read, publish, and share books and documents. See more
Download
Standard view
Full view
of .
Save to My Library
Look up keyword or section
Like this
24Activity

Table Of Contents

Verilog Abstraction Levels
Behavioral level
Register-Transfer Level
Gate Level
Block diagram of arbiter
Low level design
Modules
Code of module "arbiter"
Bi-Directional Ports Example -
Vector Signals Example -
Data Type
Examples :
Summary
Operators
History Of Verilog
Various stages of ASIC/FPGA
Specification
High Level Design
Micro Design/Low level design
RTL Coding
Simulation
Synthesis
Place & Route
Post Silicon Validation
Hello World Program
Hello World Program Output
Counter Design Block
Counter Design Specs
Counter Waveform
Lexical Conventions
White Space
Examples of White Spaces
Functional Equivalent Code
Comments
Examples of Comments
Case Sensitivity
Examples of Unique names
Identifiers
Examples of legal identifiers
Escaped Identifiers
Numbers in Verilog
Integer Numbers
Example of Integer Numbers
Real Numbers
Example of Real Numbers
Signed and Unsigned Numbers
Examples
Transmission Gate Primitives
Switch Primitives
Logic Values and signal Strengths
Verilog Strength Levels
Example : Strength Level
B : Supply 0
Example 2 : Strength Level
A : Supply 1
UDP ports rules
Body
TestBench to check the above UDP
Simulator Output
Initial
Symbols
Arithmetic Operators
Example
Relational Operators
Equality Operators
Logical Operators
Bit-wise Operators
Verilog HDL Abstraction Levels
Procedural Blocks
Example - initial
Procedural Assignment Statements
Example - Bad procedural assignment
Sequential Statement Groups
Example - sequential
Example - Parallel
Example - Mixing "begin-end" and "fork - join"
Blocking and Nonblocking assignment
Example - blocking and nonblocking
Waveform
Example - assign and deassign
Example - force and release
Procedural blocks and timing controls
Delay Controls
Example - clk_gen
Simulation Output
Edge sensitive Event Controls
Example - Edge Wait
Level-Sensitive Even Controls ( Wait statements )
Example - Level Wait
Intra-Assignment Timing Controls
Example - Intra-Assignment
Example - Tri-state Buffer
Example - Mux
Task
Syntax
Example - Simple Task
Example - Task using Global Variables
Calling a Task
Example - CPU Write / Read Task
Function
Example - Simple Function
Before you Start
Example - Counter
Code for Counter
Test Plan
Test Cases
Memory Modeling
Declaration
Storing Values
Reading Values
Bit Read
Initializing Memories
Example - Simple memory
Example - Memory.list file
Parameters
Parameter Override using defparam
Parameter Override during instantiating
Passing more than one parameter
Verilog 2001
What is logic synthesis ?
Life before HDL (Logic synthesis)
Impact of HDL and Logic synthesis
What do we discuss here ?
How it Works
Example - Hello World
C Code
Verilog Code
Running the Simulation
Comma used in sensitive list
Combinational logic sensitive list
Wire Data type
Register Data type
New operators
Signed shift operator
Power operator
Port Declaration
Assertions Languages
Advantages of using assertions
Implementing assertion monitors
What You Need?
0 of .
Results for:
No results containing your search query
P. 1
verilog

verilog

Ratings: (0)|Views: 1,685 |Likes:
Published by Pradeep Babu

More info:

Categories:Types, Research
Published by: Pradeep Babu on Apr 21, 2011
Copyright:Attribution Non-commercial

Availability:

Read on Scribd mobile: iPhone, iPad and Android.
download as DOC, PDF, TXT or read online from Scribd
See more
See less

05/13/2013

pdf

text

original

You're Reading a Free Preview
Pages 4 to 11 are not shown in this preview.
You're Reading a Free Preview
Pages 15 to 36 are not shown in this preview.
You're Reading a Free Preview
Pages 40 to 59 are not shown in this preview.
You're Reading a Free Preview
Pages 63 to 133 are not shown in this preview.

Activity (24)

You've already reviewed this. Edit your review.
1 hundred reads
1 thousand reads
taekeuk liked this
dkishore liked this
Kiran Polu liked this
jtpraveen liked this
Sumit Singhal liked this
Prafull Bhivgade liked this
Parimala Dudyala liked this
deepakk_alpine liked this

You're Reading a Free Preview

Download
/*********** DO NOT ALTER ANYTHING BELOW THIS LINE ! ************/ var s_code=s.t();if(s_code)document.write(s_code)//-->