Welcome to Scribd, the world's digital library. Read, publish, and share books and documents. See more
Download
Standard view
Full view
of .
Save to My Library
Look up keyword or section
Like this
3Activity

Table Of Contents

1.4Organisation Thesis
2.1. Real Number System
2.2. Fixed-point Vs floating-point in digital signal processing
2.3. Floating point
2.4. General floating point format:
2.5.1Single Precision Format:
2.5.3. Double Precision Format:
2.6 Ranges of Floating-Point Numbers
2.7Benefits Of Using Floating Point Arithmetic Over Fixed Point Arithmetic:
2.8.1.1. Block diagram representation of floating point adder:
2.8.1.2. Addition of floating points using IEEE 754 format:
2.8.2.1. Block diagram representation of floating point subtraction:
2.8.2.2. Subtraction of floating points using IEEE 754 format:
2.8.2.3. Flow chart for floating point subtraction:
2.8.3.1. Multiplication using IEEE floating point standard:
2.8.3.2. Block diagram of floating point multiplication:
2.8.3.3. Flow chart for floating point multiplication
2.8.4.1. Block diagram for floating point division:
2.8.4.2 Floating point division using IEEE floating point standard
2.8.4.3. Flow chart for floating point division
2.9. Rounding Error
2.10. Normalization
2.11. Truncation
3.1 Floating Point Addition
3.2 Floating Point Subtraction
3.3 Floating Point Multiplication
3.4 Floating Point Division
4.1 Processor:
4.2 Digital Signal Processing
4.3. Difference between off-line processing and real time processing:
4.4. Architecture of digital signal processor:
4.5. Comparison between Fixed Point and Floating Point System:
4.6 Trends in DSP:
4.7 Accuracy of Floating Point DSP
5.2 IC DESIGN FLOW:
5.3.1 HISTORY:
5.3.2 CAPABILITIES
5.3.3 HARDWARE ABSTRACTION:
5.3.4 DATAFLOW STYLE OF MODELING:
5.3.5 BEHAVIORAL STYLE OF MODELING:
5.4.1. SIMULATION TOOL 5.4.1.1 Active HDL Overview:
5.4.2. Standards Supported
5.4.3 ACTIVE-HDL Macro Language:
5.4.4Simulation:
5.4.6.1 OVERVIEW OF XILINX ISE:
5.4.6.2 Design Entry:
5.4.6.3 Implementation:
5.4.6.4 Device Download and Program File Formatting:
6.1 simulation results of floating point addition
6.2 simulation results for floating point subtraction
6.3 simulation results for floating point multiplication
6.4 simulation results for floating point division
7.1 CONCLUSIONS
7.2 FUTURE SCOPE
0 of .
Results for:
No results containing your search query
P. 1
Synthesizable Ip Core for 32

Synthesizable Ip Core for 32

Ratings: (0)|Views: 4,282|Likes:
Published by Varun Reddy

More info:

Published by: Varun Reddy on Oct 17, 2011
Copyright:Attribution Non-commercial

Availability:

Read on Scribd mobile: iPhone, iPad and Android.
download as DOC, PDF, TXT or read online from Scribd
See more
See less

11/27/2012

pdf

text

original

You're Reading a Free Preview
Pages 5 to 81 are not shown in this preview.
You're Reading a Free Preview
Pages 86 to 87 are not shown in this preview.

You're Reading a Free Preview

Download
/*********** DO NOT ALTER ANYTHING BELOW THIS LINE ! ************/ var s_code=s.t();if(s_code)document.write(s_code)//-->