Welcome to Scribd, the world's digital library. Read, publish, and share books and documents. See more
Download
Standard view
Full view
of .
Look up keyword
Like this
1Activity
0 of .
Results for:
No results containing your search query
P. 1
ADSD Fall2011 05 Architect Ing Speed 2011Nov03

ADSD Fall2011 05 Architect Ing Speed 2011Nov03

Ratings: (0)|Views: 39 |Likes:
Published by Rehan Hafiz

More info:

Published by: Rehan Hafiz on Dec 29, 2011
Copyright:Attribution Non-commercial

Availability:

Read on Scribd mobile: iPhone, iPad and Android.
download as PDF, TXT or read online from Scribd
See more
See less

11/04/2012

pdf

text

original

 
Dr. Rehan Hafiz
<rehan.hafiz@seecs.edu.pk>
Lecture # 05
 
Course Website for ADSD Fall 2011
http://lms.nust.edu.pk/
2
Lectures: Tuesday @ 5:30-6:20 pm
,
Friday @ 6:30-7:20 pm
 
Contact: By appointment/Email Office: VISpro Lab above SEECS Library 
 
Acknowledgement: Material from the following sources has been consulted/used in theseslides:1.[CIL] Advanced Digital Design with the Verilog HDL, M D. Ciletti2.[SHO] Digital Design of Signal Processing System by Dr Shoab A Khan3.[STV] Advanced FPGA Design, Steve Kilts4.Some slides from : [ECEN 248 Dr Shi]
Material/Slides from these slides CAN be used with following citing reference:
Dr. Rehan Hafiz: Advanced Digital System Design 2010
 
This Lecture
3
Understanding & Optimizing
Speed
Throughput 
Timings
Reading Assignment 
Chapter -1: Advanced FPGA Design, by Steve Kilts
Xilinx Application Note Uploaded on MOODLE +
Practice in Xilinx ISE
Setup/Hold time violation

You're Reading a Free Preview

Download
scribd
/*********** DO NOT ALTER ANYTHING BELOW THIS LINE ! ************/ var s_code=s.t();if(s_code)document.write(s_code)//-->