Welcome to Scribd. Sign in or start your free trial to enjoy unlimited e-books, audiobooks & documents.Find out more
Standard view
Full view
of .
Look up keyword
Like this
0 of .
Results for:
No results containing your search query
P. 1
ADSD Fall2011 09 Fixed Point Representation

ADSD Fall2011 09 Fixed Point Representation

|Views: 35|Likes:
Published by Rehan Hafiz

More info:

Published by: Rehan Hafiz on Dec 29, 2011
Copyright:Attribution Non-commercial


Read on Scribd mobile: iPhone, iPad and Android.
download as PDF, TXT or read online from Scribd
See more
See less





Dr. Rehan Hafiz
Lecture # 08
ADSD Fall 2011
Course Website for ADSD Fall 2011
Lectures: Tuesday @ 5:30-6:20 pm
Friday @ 6:30-7:20 pm
Contact: By appointment/Email Office: VISpro Lab above SEECS Library 
Acknowledgement: Material from the following sources has been consulted/used in theseslides:1.[CIL] Advanced Digital Design with the Verilog HDL, M D. Ciletti2.[SHO] Digital Design of Signal Processing System by Dr Shoab A Khan3.[STV] Advanced FPGA Design, Steve Kilts4.
Book: “Digital Arithmetic” 2004
 5.Dr. Shoab
A Khan’s CASE Lectures on Advanced Digital System Design
Material/Slides from these slides CAN be used with following citing reference:
Dr. Rehan Hafiz: Advanced Digital System Design 2010
1 Introduction Outline & Introduction, Initial Assessment of students, Digital designmethodology & design flow
2 Verilog+Combinational LogicCombinational Logic Review + Verilog Introduction, Combinational BuildingBlocks in Verilog
3 Verilog + Sequential Logic Sequential Common Structure in Verilog (LFSR /CRC+ Counters + RAMS),Sequential Logic in Verilog
4 Synthesis in Verilog
Synthesis of Blocking/Non-Blocking Statements
5 Micro-Architecture<Micro-Coded-Machines>
Design Partitioning + RISC Microprocessor + Micro architecture Document 
6 Optimizing Speed Architecting Speed in Digital System Design: [Throughput, Latency, Timing]
7 Optimizing Area Architecting Area in Digital System Design: [Area Optimization]
8 FIR Implementation
FIR Implementations + Pipelining & Parallelism in Non Recursive DFGs
10 CDC Issues
Cross-Clock Domain Issues & RESET circuits
11 Fixed-Point Arithmetic
 Arithmetic Operations: Review Fixed Point Representation
12 Adders
 Adders & Fast Adders Multi-Operand Addition
Multiplication , Multiplication by Constants + BOOTH Multipliers
13 CORDIC CORDIC (sine, cosine, magnitude, division, etc), CORDIC in HW14 AlgorithmicTransformations forSystem Design
DFG representation of DSP Algorithms, Iteration Bound& Retiming
15 Algorithmic
Look ahead transformations
16 Project Course Review & Project Presentations17 Project Project Presentations

Activity (2)

You've already reviewed this. Edit your review.
1 hundred reads
Vaibhav Sharma liked this

You're Reading a Free Preview

/*********** DO NOT ALTER ANYTHING BELOW THIS LINE ! ************/ var s_code=s.t();if(s_code)document.write(s_code)//-->