Welcome to Scribd, the world's digital library. Read, publish, and share books and documents. See more
Standard view
Full view
of .
Look up keyword or section
Like this

Table Of Contents

Under-sampling (Aliasing)
Can all ADCs Under-sample?
Transformers Example
Input Circuit – Buffered vs. Non-buffered
Proper Load for Current Sink DACs
Low Pass Filter Design Technique
DAC Filter Design Example
DAC Filter Example Schematic
Interpolation Filters
Interpolation Filter Implementation
Special Features
DAC Block Diagram (DAC3283)
Clock Jitter Impact to Data Converters
Jitter Impact with respect to Frequency
Clock Jitter vs. Phase Noise
Total Data Converter SNR Performance
Determining Clocking Requirements
ADS61B49 (14-bit 250 MSPS) Example
ADS61B49 at 450 MHz IF
DAC3283 ACPR/NSD Example
Example ADC SNR with Different CDC Devices
Performance with Subpar Clock
Performance with Realistic Clock
Clock Thermal Noise Impact to SNR
Sinusoidal Clock Amplitude
Band Limit Clock Phase Noise
Power Supply
Traditional ADC Power Supply
DC-DC Power Supplies
Ferrite Bead Choice?
Power Supply Comparisons ADS4149 at 250MSPS
0 of .
Results for:
No results containing your search query
P. 1
TI Maximizing SNR

TI Maximizing SNR

Ratings: (0)|Views: 160|Likes:
Published by dhfsi7496

More info:

Published by: dhfsi7496 on Jan 04, 2012
Copyright:Attribution Non-commercial


Read on Scribd mobile: iPhone, iPad and Android.
download as PDF, TXT or read online from Scribd
See more
See less





You're Reading a Free Preview
Pages 6 to 58 are not shown in this preview.

You're Reading a Free Preview

/*********** DO NOT ALTER ANYTHING BELOW THIS LINE ! ************/ var s_code=s.t();if(s_code)document.write(s_code)//-->