Welcome to Scribd, the world's digital library. Read, publish, and share books and documents. See more
Download
Standard view
Full view
of .
Look up keyword
Like this
3Activity
0 of .
Results for:
No results containing your search query
P. 1
PD, DFT and Verification requirements with start-up company in Bangalore.

PD, DFT and Verification requirements with start-up company in Bangalore.

Ratings: (0)|Views: 14|Likes:
Published by Spog Utkrist
PD, DFT and Verification requirements with start-up company in Bangalore.
PD, DFT and Verification requirements with start-up company in Bangalore.

More info:

Categories:Types, Resumes & CVs
Published by: Spog Utkrist on Jan 06, 2012
Copyright:Attribution Non-commercial

Availability:

Read on Scribd mobile: iPhone, iPad and Android.
download as DOCX, PDF, TXT or read online from Scribd
See more
See less

04/01/2013

pdf

text

original

 
 We are looking for PD, DFT, Verification requirements at a fast growing company in the Semiconductor Services space. The company is working on in-house projects for US clients and are looking for a smartand enterprising professionals with expert knowledge in PD, DFT, Verification
Physical Design Engineer Experience: 2 to 5 years.
 Responsible for Ownership of Multiple blocks of Multi-million gate RTL-GDSII Physical implementationon high performance/Low power design flows Tasks includes synthesis, floor planning, place and route, power & signal integrity analysis, timingclosure and physical verification In addition, high performance/Low power advanced flow & methodology development and vendor toolevaluations
Sr.Physical Design Engineer Experience: 5+ years.
 Responsible for Ownership of Chip Level Integration/finishing & multiple blocks of Multi-million gateRTL-GDSIIPhysical implementation on high performance/Low power design flows. Tasks includes design Partitioning, Prototyping, synthesis, floor planning, place and route, power &signal integrity analysis, timing closure and physical verification High performance/Low power advanced flow & methodology development and vendor tool evaluations In addition, hiring, training, mentoring & managing junior fellow colleagues
Senior Verification Engineer Experience: 2 to 7 years 
 Build SV, SV UVM, OVM based environments. Build Specman eRM Based Environments. Verification of IP's using Coverage Driven Methodology Involvement in all phases of verification from Test Planning to Environment Buildingto verification and finally to closure using Code and Functional Coverage Work with many different networking and other protocols.If you are looking for an opportunity to join one of the best teams, get to work in a funenvironment and do some great work - come join us, we are looking for people just like you!
Lead Verification Engineer Experience: 7+ years 
 Execute in-house projects for the US Client. By the main interface between the client and your team. Technical execution of SV project. Expert at Verification Expert in System Verilog Knowledge in at least one methodology, OVM, UVM, VMM or RVM Very Good knowledge of protocols, at least one protocol of SATA, USB, Ethernet,PCIE.

You're Reading a Free Preview

Download
scribd
/*********** DO NOT ALTER ANYTHING BELOW THIS LINE ! ************/ var s_code=s.t();if(s_code)document.write(s_code)//-->