Welcome to Scribd, the world's digital library. Read, publish, and share books and documents. See more
Standard view
Full view
of .
Look up keyword or section
Like this

Table Of Contents

1.1 Motivation and Prior Work
1.3 Organization Of Thesis
An Overview of our Verification Methodology
2.1 Choice of Representation
3.0.1 Example Term Rewriting System
Equivalence of Term Rewriting Systems
4.1 Definition of theory of equivalence of TRSs
4.2 Alternative Definition and Proof for Equivalence of TRSs
4.3 Computing Comparison points
Verifire : A fully automated proof generator
6.1 Adders
6.2 Shifters and Comparators
7.1 Booth Multiplier
7.3 Wallace Tree Multiplier
8.1 Results
8.2 Discussion
9.1 Future Work
A.1 Project Description
A.2 Verification of the 74181 ALU in ACL2
A.2.1 Using ACL2
A.2.2 The 74181 ALU
A.3 Applying the technique to 16 bit adder operation of 74181 in ACL2
A.4 Verification of a RISC pipeline using our technique
Verilog Code for the Shift-and-Add Multiplier
0 of .
Results for:
No results containing your search query
P. 1
Masters Thesis

Masters Thesis

Ratings: (0)|Views: 569|Likes:
Published by Nayeem Mohammad

More info:

Published by: Nayeem Mohammad on Feb 11, 2012
Copyright:Attribution Non-commercial


Read on Scribd mobile: iPhone, iPad and Android.
download as PDF, TXT or read online from Scribd
See more
See less





You're Reading a Free Preview
Pages 4 to 11 are not shown in this preview.
You're Reading a Free Preview
Pages 15 to 69 are not shown in this preview.
You're Reading a Free Preview
Pages 73 to 88 are not shown in this preview.
You're Reading a Free Preview
Pages 92 to 121 are not shown in this preview.

Activity (8)

You've already reviewed this. Edit your review.
1 hundred reads
Sanjay Ch liked this
vijaykannamalla liked this
achuu1987 liked this
Paul Yoo liked this
Ganga Nidhi liked this
Megha Sharma liked this

You're Reading a Free Preview

/*********** DO NOT ALTER ANYTHING BELOW THIS LINE ! ************/ var s_code=s.t();if(s_code)document.write(s_code)//-->