Find your next favorite book

Become a member today and read free for 30 days
Computer Architecture Multiple Choice Questions and Answers (MCQs): Quizzes & Practice Tests with Answer Key (Computer Architecture Quick Study Guide & Course Review)

Computer Architecture Multiple Choice Questions and Answers (MCQs): Quizzes & Practice Tests with Answer Key (Computer Architecture Quick Study Guide & Course Review)

Read preview

Computer Architecture Multiple Choice Questions and Answers (MCQs): Quizzes & Practice Tests with Answer Key (Computer Architecture Quick Study Guide & Course Review)

ratings:
3.5/5 (3 ratings)
Length:
195 pages
1 hour
Publisher:
Released:
May 29, 2016
ISBN:
9781310735516
Format:
Book

Description

Computer Architecture Multiple Choice Questions and Answers (MCQs): Quizzes & Practice Tests with Answer Key (Computer Architecture Quick Study Guide & Course Review) covers course assessment tests for competitive exams to solve 750 MCQs. "Computer Architecture MCQ" with answers covers fundamental concepts with theoretical and analytical reasoning tests. "Computer Architecture Quiz" PDF study guide helps to practice test questions for exam review.
Computer Architecture Multiple Choice Questions and Answers PDF book to download covers solved quiz questions and answers PDF on topics: Assessing computer performance, computer architecture and organization, computer arithmetic, computer language and instructions, computer memory review, computer technology, data level parallelism and GPU architecture, embedded systems, exploiting memory, instruction level parallelism, instruction set principles, interconnection networks, memory hierarchy design, networks, storage and peripherals, pipelining in computer architecture, pipelining performance, processor datapath and control, quantitative design and analysis, request level and data level parallelism, storage systems, thread level parallelism for college and university level exams. "Computer Architecture Questions and Answers" PDF covers exam's viva, interview questions and certificate exam preparation with answer key.
Computer architecture quick study guide includes terminology definitions in self-teaching guide from computer science textbooks on chapters:

Assessing Computer Performance MCQs
Computer Architecture and Organization MCQs
Computer Arithmetic MCQs
Computer Language and Instructions MCQs
Computer Memory Review MCQs
Computer Technology MCQs
Data Level Parallelism and GPU Architecture MCQs
Embedded Systems MCQs
Exploiting Memory MCQs
Instruction Level Parallelism MCQs
Instruction Set Principles MCQs
Interconnection Networks MCQs
Memory Hierarchy Design MCQs
Networks, Storage and Peripherals MCQs
Pipelining in Computer Architecture MCQs
Pipelining Performance MCQs
Processor Datapath and Control MCQs
Quantitative Design and Analysis MCQs
Request Level and Data Level Parallelism MCQs
Storage Systems MCQs
Thread Level Parallelism MCQs

Multiple choice questions on assessing computer performance quiz answers PDF covers MCQ questions on topics: Introduction to computer performance, CPU performance, and two spec benchmark test.
Multiple choice questions on computer architecture and organization quiz answers PDF covers MCQ questions on topics: Encoding an instruction set, instruction set operations, and role of compilers.
Multiple choice questions on computer arithmetic quiz answers PDF covers MCQ questions on topics: Addition and subtraction, division calculations, floating point, ia-32 3-7 floating number, multiplication calculations, signed, and unsigned numbers.
Multiple choice questions on computer language and instructions quiz answers PDF covers MCQ questions on topics: Computer instructions representations, 32 bits MIPS addressing, arrays and pointers, compiler optimization, computer architecture, computer code, computer hardware operands, computer hardware operations, computer hardware procedures, IA 32 instructions, logical instructions, logical operations, MIPS fields, program translation, sorting program.
Multiple choice questions on computer technology quiz answers PDF covers MCQ questions on topics: Introduction to computer technology, and computer instructions and languages.
Multiple choice questions on data level parallelism and GPU architecture quiz answers PDF covers MCQ questions on topics: Loop level parallelism detection, architectural design vectors, GPU architecture issues, GPU computing, graphics processing units, SIMD instruction set extensions, and vector architecture design.

And many more chapters to practice tests!

Publisher:
Released:
May 29, 2016
ISBN:
9781310735516
Format:
Book

About the author

Arshad Iqbal received his degrees, Bachelors in Engineering (1993, Honors) and Masters in Engineering (2002, Honors). He started his career from a college teaching and then he was associate professor in a university in computer science from 1996 to 2015 with a research in algorithms, Ad Hoc Networks and ERP systems. He also taught many courses in multiple universities as a visiting professor. With a 19 years of professional and teaching experience, he authored many books for students to help in their academics. He is also a peer reviewer of research publications in different journals and conference proceedings.Being a software engineer, currently he is providing consultancy services in web development and Hadoop systems. He has excellent managerial skills to lead a team.


Related to Computer Architecture Multiple Choice Questions and Answers (MCQs)

Read More From Arshad Iqbal
Related Books
Related Articles

Book Preview

Computer Architecture Multiple Choice Questions and Answers (MCQs) - Arshad Iqbal

programs

Chapter 2

Computer Architecture and Organization Multiple Choice Questions

MCQ 1: A first goal of compiler writer's is,

A. Correctness

B. Fast performance

C. Callee saving

D. Data dependence

MCQ 2: Optimizations on the sources with output leading to later optimization passes are known as

A. Low-level optimizations

B. High-level optimizations

C. Local optimizations

D. Global optimizations

MCQ 3: In 32-bit addressing mode, the address field is either 1 byte or

A. 2 bytes

B. 3 bytes

C. 4 bytes

D. 5 bytes

MCQ 4: The one of the advantage of MIPS 16 and Thumb is: the instruction caches acting as if they are about

A. 10% larger

B. 25% larger

C. 30% larger

D. 40% larger

MCQ 5: One of the complex jobs of the compiler writer, is to figure-out what instruction sequence will be used best for each segment, named as

A. Simplify trade-offs among alternatives

B. Stack height reduction

C. Local optimizations

D. Jumps

MCQ 6: One that is used to allocate local variables is

A. Queue

B. Stack

C. Registers

D. Banks

MCQ 7: Vector architectures are operated on vectors of

A. Memory

B. Data

C. Registers

D. Graph coloring

MCQ 8: Graph coloring gives best results, when there are at-least

A. 16 general-purpose registers

B. 24 general-purpose registers

C. 32 general-purpose registers

D. 64 general-purpose registers

MCQ 9: Compilers usually chooses which procedure calls has to be expanded inline before knowing the size of the procedure, that is being called, the stated problem is known as

A. Caller saving

B. Callee saving

C. Phase-ordering problem

D. All above

MCQ 10: The operation is normally specified in one field, known as

A. Operand

B. Opcode

C. Operation

D. Instruction count

MCQ 11: The length of 80x86 instructions can vary between

A. 1 to 10 bytes

B. 2 to 8 bytes

C. 2 to 17 bytes

D. 1 to 17 bytes

MCQ 12: Optimization, known as basic block, by the compiler people is

A. Global common sub-expression elimination

B. High-level optimizations

C. Local optimizations

D. Global optimizations

MCQ 13: The procedure when call procedure that has been called, saving the registers it wants for using, when the caller has been left unrestrained, is known as

A. Caller saving

B. Calls

C. Callee saving

D. Jumps

MCQ 14: When the call procedure saving the registers which it wants to be preserved to access even after the call, is referred to as

A. Caller saving

B. Callee saving

C. Calls

D. Jumps

MCQ 15: Replacing the instances of a variable, to which a constant is assigned with the constant, is referred as

A. Global common sub-expression elimination

B. Stack height reduction

C. Heap

D. Constant propagation

MCQ 16: The optimization: finding two examples of an expression, computing the same value and saving the value of the 1st computation in a temporary variable, is referred as

A. Global common sub-expression elimination

B. Global sub-expression elimination

C. Global elimination

D. Sub-expression elimination

MCQ 17: Register allocation algorithms are particularly based on the technique, named as

A. Low-level optimizations

B. High-level optimizations

C. Phase-ordering problem

D. Graph coloring

MCQ 18: Specified telling that what addressing mode will be used for accessing the operand, is called

A. Address specified

B. Binary-coded decimal

C. Unpacking

D. Packed decimal

MCQ 19: Unit is used for allocating dynamic objects which do not adhere to the stack discipline is

A. Queue

B. Stack

C. Heap

D. Banks

Chapter 3

Computer Arithmetic Multiple Choice Questions

MCQ 1: Loading 32-bit FP number into F4 register can be represented in MIPS as

A. lc1 $f4,x($sp)

B. lwc1 $f4,x($sp)

C. lw1 $f4,x($sp)

D. ld $f4,x($sp)

MCQ 2: Adding 0000 0000 0000 0000 0000 0000 0000 01112 and 0000 0000 0000 0000 0000 0000 0000 01102 will have answer of

A. 0000 0000 0000 0000 0000 0000 0011 11012

B. 1111 0000 0000 0000 0000 0000 0000 11012

C. 0000 0000 0000 0000 0000 0000 0000 11012

D. 0000 0000 0000 0000 0000 0000 0000 11112

MCQ 3: The multiplication of these floating points (1.110)10 x (9.200)10 yields

A. 11.21200010

B. 10.21201110

C. 10.21200010

D. 10.11200010

MCQ 4: Negating 210 and then checking the result by negating −210 will give

A. (2)10

B. (-2)10

C. (-4)10

D. (10)10

MCQ 5: Floating-point numbers are normally a multiples of the size of a

A. Bit

B. Nibble

C. Word

D. Byte

MCQ 6: For the operation of multiplication hardware needs minimum ALU of

A. 16 bits

B. 32 bits

C. 64 bits

D. 128 bits

MCQ 7: In the year 1994 intel claims the flaw that happens once in 27,000 years, for

A. Spreadsheet usesr

B. Word users

C. Powerpoint users

D. All above

MCQ 8: The Decimal representation of this binary (1011)2 is

A. (9)10

B. (10)10

C. (11)10

D. (1)10

MCQ 9: The example of if ($s2 < $s3); s1 = 1; else $s1 = 0 function is

A. slti $s1,$s2,100

B. slt $s1,$s2,$s3

C. slt $s1,$s2,100

D. sll $s1,$s2,$s3

MCQ 10: Multiply the numbers (0.5)10 and (−0.4375)10 to produce

A. −0.2187510

B. −0.1187510

C. −0.2187610

D. −1.2187510

MCQ 11: In the division, the two operands (dividend and divisor) and the answer (quotient) of divide are accompanied by a second answer called the

A. Reminder

B. Multiplier

C. Divisor

D. Trap

MCQ 12: Using a 4-bit version of the algorithm dividing 710 by 210 will produce the quotient

A. 110

B. 210

C. 310

D. 410

MCQ 13: For adding immediate unsigned the command we have is

A. addiu

B. addi

C. addu

D. addui

MCQ 14: Negating decimal number 210 will produce the result of

A. 11111111 1111 1111 1111 1111 1111 11112

B. 11111111 1111 1111 1111 1111 1111 11102

C. 0000 1111 1111 1111 1111 1111 1111 11102

D. 11111111 1111 1111 0000 1111 1111 11102

MCQ 15: MIPS architecture provides a separate pair of 32-bit registers to contain the product of 64-bits called

A. Hi

B. Lo

C. To

D. both a and b

MCQ 16: MIPS architecture detects the exception of overflow also known as

A. Interrupt

B. Error

C. Unconditional flow

D. Trap

MCQ 17: Multiplying (1000)10 by (1001)10 will produce the product of

A. 000100010

B. 100100110

C. 100100010

D. 111100010

MCQ 18: The given instruction multu $s2,$s3; shows the multiplication of

A. Signed numbers

B. Unsigned numbers

C. Integers

D. Whole number

MCQ 19: The floating point operation is also called

A. Exception

B. Error

C. Interrupt

D. Overflow

MCQ 20: This binary instruction (1111 1111 1111 1111 1111 1111 1111 1101)2, will be represented in binary no as

A. (-1)10

B. (-2)10

C. (-3)10

D. (-4)10

MCQ 21: One billion is 1 000 000 000 and it will contain

A. 2 ASCII digits

B. 4 ASCII digits

C. 6 ASCII digits

D. 10 ASCII digits

MCQ 22: Loading half unsigned instruction can be executed using

A. lhu $s1,$s2

B. ldu $s1,$s2

C.

You've reached the end of this preview. Sign up to read more!
Page 1 of 1

Reviews

What people think about Computer Architecture Multiple Choice Questions and Answers (MCQs)

3.7
3 ratings / 0 Reviews
What did you think?
Rating: 0 out of 5 stars

Reader reviews