P. 1
solution of verilog hdl by Samir Palnitkar

solution of verilog hdl by Samir Palnitkar

|Views: 1,810|Likes:
Published by MANISH KUMAR
Samir Palnitkar, verilog hdl solution
Samir Palnitkar, verilog hdl solution

More info:

Published by: MANISH KUMAR on Mar 29, 2013
Copyright:Attribution Non-commercial

Availability:

Read on Scribd mobile: iPhone, iPad and Android.
download as PPT, PDF, TXT or read online from Scribd
See more
See less

10/27/2014

pdf

text

original

Sol Task and functions CH-8

Define a function to calculate the factorial of a 4-bit number. The output is a 32-bit value.

2. Define a function to multiply two 4-bit numbers a and b. The output is an 8-bit value. Invoke the function by using stimulus and check results.

Define a task to compute the factorial of a 4-bit number. The output is a 32bit value. The result is assigned to the output after a delay of 10 time units.

Define a task to compute even parity of a 16-bit number. The result is a 1-bit value that is assigned to the output after three positive edges of clock.(Hint: Use a repeat loop in the task).

6.Using named events, tasks, and functions, design the traffic signal controller in Traffic Signal Controller

You're Reading a Free Preview

Download
scribd
/*********** DO NOT ALTER ANYTHING BELOW THIS LINE ! ************/ var s_code=s.t();if(s_code)document.write(s_code)//-->