You are on page 1of 2

Testing & Verification of VLSI Circuits Assignment No.

2
UNIT 4
Q. 1 Q. 2 Q. 3 Q. 4 Q. 5 Q. 6 Explain various design practices for Ad-Hoc DFT methods. Explain various scan design rules. What is signature register? Explain BIST for RAM with signature register How Built-in Logic Block Observation (BILBO) can be used as PRPG as well as MISR? Explain with neat diagram. Describe boundary scan architecture with the help of neat diagram. Explain TAP controller with the help of state diagram.

UNIT 5
Q. 7 How you will diagnose the following circuit using fault dictionary? Describe.

Q. 8

How you will diagnose the following circuit using diagnostic tree? Describe.

Q. 9 Q. 10 Q. 11 Q. 12

What is core? Explain test-wrapper with the help of block diagram. Draw and explain test architecture for SoC . Explain the steps carried out for test design of the system.

UNIT 6
For the circuit shown in figure, draw the binary decision tree and binary decision diagram and explain both in brief.

Draw a test generation model for asynchronous circuits and explain it. . Why testing sequential logic is more complex than that of combinational logic? Justify. 15 Q. 16 Explain Random Pattern Generation method with the help of flow chart.Q. 13 Q. Describe Roth’s D-Algorithm in brief by listing all definitions (steps). 14 Q.