## Are you sure?

This action might not be possible to undo. Are you sure you want to continue?

Pass Transistor Circuits

Dr DC Hendry

October 2007

Dr DC Hendry

Pass Transistor Circuits

Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology

Outline I

1

Pass Transistor Circuits

2

The CMOS Transmission Gate

3

Design Example

4

Transmission Gate Design Methodology

Dr DC Hendry

Pass Transistor Circuits

Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology

Pass Transistor Circuits

We can view the complementary CMOS gate as switching the output pin to one of power or ground.

Dr DC Hendry

Pass Transistor Circuits

Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology

Pass Transistor Circuits

We can view the complementary CMOS gate as switching the output pin to one of power or ground. A slightly more general gate is obtained if we switch the output to one of power; ground; or any of the input signals.

Dr DC Hendry

Pass Transistor Circuits

Pass Transistor Circuits

We can view the complementary CMOS gate as switching the output pin to one of power or ground. A slightly more general gate is obtained if we switch the output to one of power; ground; or any of the input signals. In such designs the MOSFET is considered to be a pass transistor.

Dr DC Hendry

Pass Transistor Circuits

ground. In such designs the MOSFET is considered to be a pass transistor.Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Pass Transistor Circuits We can view the complementary CMOS gate as switching the output pin to one of power or ground. Dr DC Hendry Pass Transistor Circuits . When used as a pass transistor the device may conduct current in either direction. A slightly more general gate is obtained if we switch the output to one of power. or any of the input signals.

Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Pass Transistor Truth Table A B X Dr DC Hendry Pass Transistor Circuits .

Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Pass Transistor Truth Table A 0 B 0 X Z A B X Dr DC Hendry Pass Transistor Circuits .

Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Pass Transistor Truth Table A B X A 0 0 B 0 1 X Z 0 Dr DC Hendry Pass Transistor Circuits .

Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Pass Transistor Truth Table A B X A 0 0 1 B 0 1 0 X Z 0 Z Dr DC Hendry Pass Transistor Circuits .

Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Pass Transistor Truth Table A B X A 0 0 1 1 B 0 1 0 1 X Z 0 Z 1 Dr DC Hendry Pass Transistor Circuits .

Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Properties of Pass Transistors For the n-channel pass transistor circuit note that: 1 “Z” in the truth table implies a ﬂoating node. Dr DC Hendry Pass Transistor Circuits .

VA ) Dr DC Hendry Pass Transistor Circuits . when A = B = 1. For the n-channel pass transistor. the output voltage at X is: Vx = min(VB − Vt .Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Properties of Pass Transistors For the n-channel pass transistor circuit note that: 1 2 “Z” in the truth table implies a ﬂoating node.

Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Properties of Pass Transistors For the n-channel pass transistor circuit note that: 1 2 “Z” in the truth table implies a ﬂoating node.6V then Vx = 2.3V and Vt = 0. VA ) 3 This if VA = VB = 3. when A = B = 1.7V . the output voltage at X is: Vx = min(VB − Vt . Dr DC Hendry Pass Transistor Circuits . For the n-channel pass transistor.

For the n-channel pass transistor. VA ) 3 4 This if VA = VB = 3. Dr DC Hendry Pass Transistor Circuits . when A = B = 1.6V then Vx = 2. This reduction in output voltage makes cascading of pass transistor circuits diﬃcult.3V and Vt = 0.7V .Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Properties of Pass Transistors For the n-channel pass transistor circuit note that: 1 2 “Z” in the truth table implies a ﬂoating node. the output voltage at X is: Vx = min(VB − Vt .

Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Cascaded Pass Transistors Vdd Vdd Vdd Vdd Vdd− Vt Vdd − 2Vt Vdd − 3Vt Figure: Cascaded pass transistors Dr DC Hendry Pass Transistor Circuits .

Dr DC Hendry Pass Transistor Circuits .Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Cascaded Pass Transistors .2 1 With an n-channel transistor high voltages are degraded by one Vt .

Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Cascaded Pass Transistors . Similar circuits with a p-channel device “degrade” (by increasing) a logic zero by one Vt .2 1 With an n-channel transistor high voltages are degraded by one Vt . 2 Dr DC Hendry Pass Transistor Circuits .

So such circuits are normally conﬁned to the internal circuitry of a gate.Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Cascaded Pass Transistors .2 1 With an n-channel transistor high voltages are degraded by one Vt . Similar circuits with a p-channel device “degrade” (by increasing) a logic zero by one Vt . 2 3 Dr DC Hendry Pass Transistor Circuits .

Similar circuits with a p-channel device “degrade” (by increasing) a logic zero by one Vt . So such circuits are normally conﬁned to the internal circuitry of a gate.Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Cascaded Pass Transistors . 2 3 4 Dr DC Hendry Pass Transistor Circuits . Full logic levels can be regenerated with an inverter at the output of the gate.2 1 With an n-channel transistor high voltages are degraded by one Vt .

Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Two-to-One Mux A S B S Figure: Two-to-one Mux Z Dr DC Hendry Pass Transistor Circuits .

2 When S = 1 the output Z is connected to B Dr DC Hendry Pass Transistor Circuits .Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Two-to-One Mux .

Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Two-to-One Mux .2 When S = 1 the output Z is connected to B When S = 0 the output Z is connected to A Dr DC Hendry Pass Transistor Circuits .

Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Two-to-One Mux .2 When S = 1 the output Z is connected to B When S = 0 the output Z is connected to A Note that the connection made is bidirectional Dr DC Hendry Pass Transistor Circuits .

Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology The CMOS Transmission Gate The CMOS transmission gate consists of two MOSFETs. Dr DC Hendry Pass Transistor Circuits . one n-channel responsible for correct transmission of logic zeros.

one n-channel responsible for correct transmission of logic zeros. and one p-channel. Dr DC Hendry Pass Transistor Circuits . responsible for correct transmission of logic ones.Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology The CMOS Transmission Gate The CMOS transmission gate consists of two MOSFETs.

A and B are connected. and one p-channel. C A C B Figure: CMOS Transmission Gate Circuit When C = 1. one n-channel responsible for correct transmission of logic zeros. responsible for correct transmission of logic ones. both logic zero and logic one are passed without degradation. Dr DC Hendry Pass Transistor Circuits .Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology The CMOS Transmission Gate The CMOS transmission gate consists of two MOSFETs.

Dr DC Hendry Pass Transistor Circuits .Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Transmission Gate Symbols Transmission gates are widely used and shorthand symbols are used.

The standard symbol (not used often) is: C A C B Dr DC Hendry Pass Transistor Circuits .Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Transmission Gate Symbols Transmission gates are widely used and shorthand symbols are used.

The standard symbol (not used often) is: C A C B The most commonly used symbol is simply: A C B Dr DC Hendry Pass Transistor Circuits .Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Transmission Gate Symbols Transmission gates are widely used and shorthand symbols are used.

Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Design Example: A common design technique used with transmission gate structures is the use of multiplexor based architectures. Consider the Boolean function Dr DC Hendry Pass Transistor Circuits .

S1 + S2 S1 Dr DC Hendry Pass Transistor Circuits . Consider the Boolean function f = AS2 S1 + BS2 .Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Design Example: A common design technique used with transmission gate structures is the use of multiplexor based architectures.

S1 + S2 S1 This may be rewritten as (the reason will become clear later): f = AS2 S1 + BS2 .Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Design Example: A common design technique used with transmission gate structures is the use of multiplexor based architectures. Consider the Boolean function f = AS2 S1 + BS2 .S2 S1 Dr DC Hendry Pass Transistor Circuits .S1 + 1.S2 S1 + 0.

Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Transmission Gate Implementation: A B 1 0 S1 S1 S2 S2 f Figure: Implementation with Transmission Gates Dr DC Hendry Pass Transistor Circuits .

S1 S2 .2 1 Note the need for the term 0.Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Transmission Gate Implementation . Dr DC Hendry Pass Transistor Circuits . If not present then when S1 = S2 = 1 the output f would ﬂoat.

Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Transmission Gate Implementation .2 1 Note the need for the term 0. If not present then when S1 = S2 = 1 the output f would ﬂoat. 2 Dr DC Hendry Pass Transistor Circuits .S1 S2 . Each transmission gate may now be replaced with two transistors.

Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Transmission Gate Implementation . 2 3 Dr DC Hendry Pass Transistor Circuits . Each transmission gate may now be replaced with two transistors.S1 S2 . If not present then when S1 = S2 = 1 the output f would ﬂoat.2 1 Note the need for the term 0. Where lines connect only to logic 1 the nMOS devices may be omitted.

Where lines connect only to logic 1 the nMOS devices may be omitted.Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Transmission Gate Implementation . Each transmission gate may now be replaced with two transistors. If not present then when S1 = S2 = 1 the output f would ﬂoat.S1 S2 . 2 3 4 Dr DC Hendry Pass Transistor Circuits . Where lines connect only to logic 0 the pMOS devices may be omitted.2 1 Note the need for the term 0.

If not present then when S1 = S2 = 1 the output f would ﬂoat.Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Transmission Gate Implementation . Where lines connect only to logic 1 the nMOS devices may be omitted. Each transmission gate may now be replaced with two transistors.2 1 Note the need for the term 0. nMOS and pMOS devices may be grouped to minimise the number of wells required. Where lines connect only to logic 0 the pMOS devices may be omitted. 2 3 4 5 Dr DC Hendry Pass Transistor Circuits .S1 S2 .

Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Transistor Schematic Vdd A f B S2 S2 S1 S1 Figure: Transistor Level Schematic for Design Dr DC Hendry Pass Transistor Circuits .

Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Design Methodology A suitable design methodology. in addition to the correct logic output. must ensure: Dr DC Hendry Pass Transistor Circuits .

Dr DC Hendry Pass Transistor Circuits . must ensure: The output is always driven to logic 1 or logic 0.Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Design Methodology A suitable design methodology. in addition to the correct logic output.

There are no “sneak” paths. must ensure: The output is always driven to logic 1 or logic 0. in addition to the correct logic output. such as: A 1 0 B f Dr DC Hendry Pass Transistor Circuits .Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Design Methodology A suitable design methodology.

Dr DC Hendry Pass Transistor Circuits .Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Viable Approaches Viable design approaches are: Choose a number of inputs as mux select inputs and proceed as above.

Plot variables on K-maps.Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Viable Approaches Viable design approaches are: Choose a number of inputs as mux select inputs and proceed as above. Dr DC Hendry Pass Transistor Circuits .

Tabular methods such as modiﬁcations of Quine-McCluskey not covered here.Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Viable Approaches Viable design approaches are: Choose a number of inputs as mux select inputs and proceed as above. Plot variables on K-maps. Dr DC Hendry Pass Transistor Circuits .

Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Plotting Variables ¯ + bc ¯ + acd f =¯ ab ¯d Dr DC Hendry Pass Transistor Circuits .

Plotting and we will look for a network using d and d the function on a K-Map gives: Dr DC Hendry Pass Transistor Circuits .Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Plotting Variables ¯ + bc ¯ + acd f =¯ ab ¯d ¯ as inputs.

Plotting and we will look for a network using d and d the function on a K-Map gives: f 00 01 cd 11 10 ab 00 01 11 10 1 1 1 1 1 0 0 0 1 0 1 0 0 0 1 0 Dr DC Hendry Pass Transistor Circuits .Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Plotting Variables ¯ + bc ¯ + acd f =¯ ab ¯d ¯ as inputs.

giving: Dr DC Hendry Pass Transistor Circuits .Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Plotting again with d as input Now plot the K-Map using d as an input.

Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Plotting again with d as input Now plot the K-Map using d as an input. giving: f 0 ¯ d ¯ 0 1 d © ¨ © ¨ c 1 1 © 0 d d © © ¨ ab 00 01 11 10 ¨ ¨ Dr DC Hendry Pass Transistor Circuits .

d + ab ¯c f = 1.¯ ab ¯d ¯.0 + ¯ abc .Pass Transistor Circuits The CMOS Transmission Gate Design Example Transmission Gate Design Methodology Plotting again with d as input Now plot the K-Map using d as an input. giving: f 0 ¯ d ¯ 0 1 d © ¨ © ¨ c 1 1 © 0 d d © © ¨ ab 00 01 11 10 ¨ ¨ Giving the Boolean expression for f as: ¯ + bc ¯ + ac .0 Dr DC Hendry Pass Transistor Circuits .

- datasheet_UPD70F3425
- Lecture 4 - CMOS Inverter
- multiplier
- CMOS VLSI_Nalini
- 3512vlsics03
- ee6471 wk5
- Bi Cmos Technology
- lec22_2003
- Performance Analysis Comparison of a Conventional Wallace Multiplier and a Reduced Complexity Wallace multiplier
- 2SK2158-NEC
- Transmission Gate
- Lab4 Nand Schem Sim
- 4.Ijaest Vol No 10 Issue No 1 Design of 1 Bit Full Adder for Low Power Applications 019 025
- DOMINO PPT FINAL Ankit.ppt
- Miniproject_XOR
- 75017225
- DS Resume
- Spc 6601
- 2SK2485
- High-Efficiency Diode-Clamped Linear Amplifier
- bf990
- HFIC Chapter 4 HF Transistors (1)
- RFP12N10L
- BF5030 Data Sheets
- Chapter 6
- 72029
- lecture_02_upload.ppt
- RFID-based Wireless Health Monitoring System Design_ScienceDriect
- FET Basics 1
- Electronics and Semiconductor question bank

- UT Dallas Syllabus for ee6325.001.08s taught by Poras Balsara (poras)
- UT Dallas Syllabus for ce6325.001.11f taught by Carl Sechen (cms057000)
- Power Dissipation of VLSI Circuits and Modern Techniques of Designing Low Power VLSI Systems
- ON Semiconductor et. al. v. Cmosis N.V. et. al.
- Cellect v. HTC America
- Design of up converter at 2.4GHz using Analog VLSI with 22nm Technology
- Stepping up to the challenge
- UT Dallas Syllabus for ee6325.5u1.08u taught by Carl Sechen (cms057000)
- UT Dallas Syllabus for ee7325.501.08f taught by Vojin Oklobdzija (vgo071000)
- Study on various GDI techniques for low power, high speed Full adder design
- UT Dallas Syllabus for ee6325.001 06s taught by Poras Balsara (poras)
- Design and Analysis of Quaternary Logic Lookup Table in Standard CMOS
- UT Dallas Syllabus for ee4325.001.08s taught by Carl Sechen (cms057000)
- tmpF891
- Consumer Expectations vs CMO Realities Infographic
- UT Dallas Syllabus for ce6325.001.07s taught by Poras Balsara (poras)
- Analytical Modelling and Design of a Mechatronic Cradle System
- scadapack-100-datasheet
- Implementation and Performance Analysis of a Vedic Multiplier Using Tanner EDA Tool
- tmpAF8F
- UT Dallas Syllabus for ee6325.001.09f taught by Carl Sechen (cms057000)
- VLSI
- Preparing for Growth
- UT Dallas Syllabus for ee6325.501 06f taught by Carl Sechen (cms057000)
- Low Power Full-Adder Design with Gate-Diffusion-Input MUX
- Design of STM-16 Frame Termination VLSI With GDI Techniques Using SRAM
- Analysis of various techniques in low noise amplifier design
- UT Dallas Syllabus for ee4325.001.10s taught by Carl Sechen (cms057000)
- Approximate Mode of Wallace Tree Multiplier using Adiabatic Logic on Fin-FET for Video-Encoding
- Power Estimation and Measurement in VLSI Circuits

Sign up to vote on this title

UsefulNot usefulClose Dialog## Are you sure?

This action might not be possible to undo. Are you sure you want to continue?

Close Dialog## This title now requires a credit

Use one of your book credits to continue reading from where you left off, or restart the preview.

Loading