You are on page 1of 1

pART B 11.

(5 x 16 == 80 marks) Compare its result with \Vall'are




. 6 bit Dadda Multiplier. Deslgn a ~ 1 tree multiplier. Explain the Floor plan in detail. Or




(i) (ii)

Explain the power distribution Design a 4-bit barrel shifter.

of a chip.


(~ (~,

(ill) Design a 8 x 1 Multiplexer. 12. (a)


A precharge

bus has a loading of 10 pF. At a point in the clock eyde~ gates on their inputs turn on, T"ne is 1 pF. Calculate the change i::!(4)

64 registers with transmission input load of each register precharge voltage.


Explain design margining in detail. Or




Explain the .various types of power dissipation ~ delay time of CMOS inverter in detail..

in detail,



- Explain

DC transfer characteristics of CMOS inverter in detail. (12 (4


Discuss driving large capacitive load in detail. Or


(i) (ii)

Discuss super buffer in detail. Construct JK register operation in detail. using transmission gate-so Explain

(4) ils


Explain dynamic CMOS design with an example. Discuss Change in threshold voltage due to body effect. Explain , . Id-Vds characteristics



(i) (ii) (iii)

of NMOS' '''+-

Le t LU - {l8DL~ (4)
'L_ .

Determme small signal parameters VI),= 100 V, and P", =1.5- A-/HZ Or

of MOS d .'


11'.....; ~plain

CMOS process technology in detail,