You are on page 1of 3

Half Adder simulation:

Full Adder Simulation:

Half substrater simulation:

Full substrcter simulation

2 to 4 line decoder simulation 2:1 multiplexer simulation 1 bit comparator simulation

Binary multiplier simulation Binary to gray code converter simulation

4 bit Parity checker D Flip-flop simulation