Professional Documents
Culture Documents
PPT(24/09/2007)
3.1
SYNCSM.PPT(24/09/2007)
3.2
Control Logic
Most digital systems can be divided into Data Path: adders, registers etc Control Logic: generates timing signals to ensure things happen at the right time and in the right order Control logic can be implemented with:
Objectives
Understand how digital systems may be divided into a data path and control logic Appreciate the different ways of implementing control logic Understand how shift registers and counters can be used to generate arbitrary pulse sequences Understand the circumstances that give rise to output glitches
Microprocessor/Microcontroller
+ Cheap, very flexible, design easy (software) Slow: most actions require >20 instructions = 2 s @ clock speed of 10 MHz. Use for slow applications.
Counters/Shift Registers
+ Fast, Cheap, Very easy design. Simple systems only. A special case of synchronous state machines. Use for very simple systems (fast or slow).
Page 3.1
SYNCSM.PPT(24/09/2007)
3.3
SYNCSM.PPT(24/09/2007)
3.4
Shift Registers
Easy way to make a sequence of events happen in response to a trigger: P, Q, R and S are delayed versions of D but with all transitions on the CLOCK Delay from D to P is between 0 and 1 clock cycle.
TT CLOCK D P Q R S
CLOCK D SRG
C1/
1 GO
P Q R S
1D C1 R D 1D X Y Z
1D
D might be ignored if it lasts < 1 CLOCK period GO input is sent to a edge-triggered input Works like a toaster: Z causes D to turn off halfway through the whole cycle.
CLOCK GO D X Y Z
P!R !RS Q R
Use the X output with care: it may oscillate for tens of ns if D changes within setup/hold window:
CLOCK GO D X Y Z
P!R gives pulse of length 2T approx T after D. !RS gives pulse of length T approx 2T after D. QR gives pulses of length T approx 1T after D &
Page 3.2
SYNCSM.PPT(24/09/2007)
3.5
SYNCSM.PPT(24/09/2007)
3.6
Synchronous Counters
C1 D3:0 1D CTR4 CLOCK + CT Q3:0
0001 P Q Q3:0
An N bit binary counter has a cycle length of 2N states. We can draw a state diagram in which one transition is made for each clock :
1 2 3 4 5 6 7