You are on page 1of 5

1

-
(

B
.

P
r
e
l
i

i
n
a
r
!

"
o
r
k

)
.

1
.

*
o
n
s
i
d
e
r

t
h
e

O
R

g
a
t
e

i
m
p
l
e
m
e
n
t
e
d

u
s
i
n
g

p
r
a
c
t
i
c
a
l

d
i
o
d
e
s

"
i
t
h

%
D
(
o
n
)

+

,
.
-

%

a
s

g
i

e
n

i
n

.
i
g
.

1
.
(
.




.
i
g
.

1
.
(
.

O
R

&
a
t
e

/
m
p
l
e
m
e
n
t
e
d

0
s
i
n
g

1
r
a
c
t
i
c
a
l

D
i
o
d
e
s

"
i
t
h

%
D
(
o
n
)

+

,
.
-

%

*
o
m
p
l
e
t
e

t
h
e

m
i
s
s
i
n
g

e
n
t
r
i
e
s

i
n

t
h
e

o
l
t
a
g
e

a
n
d

l
o
g
i
c

t
r
u
t
h

t
a
b
l
e
s

g
i

e
n

b
e
l
o
"
.
.











V
o
l
t
a
g
e

T
r
u
t
h

T
a
b
l
e

L
o
g
i
c

T
r
u
t
h

T
a
b
l
e

)
.

'
.

!
h
e

A
N
D

g
a
t
e

i
m
p
l
e
m
e
n
t
e
d

u
s
i
n
g

p
r
a
c
t
i
c
a
l

d
i
o
d
e
s

"
i
t
h

%
D
(
o
n
)

+

,
.
-

%

u
s
i
n
g

d
i
o
d
e

l
o
g
i
c

i
s

g
i

e
n

b
e
l
o
"

i
n

.
i
g
.

1
.
2
.




.
i
g
.

1
.
2
.

A
N
D

&
a
t
e

/
m
p
l
e
m
e
n
t
e
d

0
s
i
n
g

1
r
a
c
t
i
c
a
l

D
i
o
d
e
s

"
i
t
h

%
D
(
o
n
)

+

,
.
-

%

*
o
m
p
l
e
t
e

t
h
e

m
i
s
s
i
n
g

e
n
t
r
i
e
s

i
n

t
h
e

o
l
t
a
g
e

a
n
d

l
o
g
i
c

t
r
u
t
h

t
a
b
l
e
s

g
i

e
n

b
e
l
o
"
.











V
o
l
t
a
g
e

T
r
u
t
h

T
a
b
l
e

L
o
g
i
c

T
r
u
t
h

T
a
b
l
e

)
.

(
.

*
o
n
s
i
d
e
r

t
h
e

s
e
r
i
a
l
l
y

c
o
n
n
e
c
t
e
d

A
N
D

g
a
t
e
s

(
i
m
p
l
e
m
e
n
t
e
d

u
s
i
n
g

d
i
o
d
e

l
o
g
i
c

"
i
t
h

p
r
a
c
t
i
c
a
l

d
i
o
d
e
s
$

%
D
(
o
n
)

+

,
.
-

%
)

a
s

g
i

e
n

i
n

.
i
g
.

1
.
3
.

D
e
t
e
r
m
i
n
e

a
n
d

"
r
i
t
e

d
o
"
n

t
h
e

o
l
t
a
g
e

a
l
u
e
s

a
t

t
h
e

o
u
t
p
u
t
s

i
n
d
i
c
a
t
e
d
.

A

B

Y

0

0


0

1


1

0

.
.

1

1


V
A

(
v
o
l
t
)

V
B

(
v
o
l
t
)

V
Y

(
v
o
l
t
)

0

0


0

5


5

0


5

5


V
Y

V
C
C

D
A

V
B

V
A

D
B

R

A

B

Y

0

0


0

1


1

0

.
.

1

1


V
A

(
v
o
l
t
)

V
B

(
v
o
l
t
)

V
Y

(
v
o
l
t
)

0

0


0

5


5

0


5

5


V
Y

V
B

V
A

R

D
A

D
B


1-'


Fig. 1.2. AND Gate Diode Logic Implementation

Assuming the diodes are ideal$ the oltage truth table of the aboe AND gate is as
gien in !able 1.'.a. !he corresponding logic truth table is in !able 1.'.b

!able 1.1. %oltage !ruth !able and Logic !ruth !able of the AND &ate


(a) (b)




A B Y
0 0 0
0 1 0
1 0 0
1 1 1
V
A

(volt)
V
B
(volt)
V
Y
(volt)
0 0 0
0 5 0
5 0 0
5 5 5
V
Y

V
CC

D
A

V
B

V
A

D
B

R

1-4

*. (. *ontruct the Leel 6hifted AND &ate gien in .ig. 1.8.


.ig. 1.8. Leel 6hifted AND &ate

Apply the gien inputs and complete the missing entries in the oltage and logic
truth tables gien belo"..


Voltage Truth Table Logic Truth Table


A B Y
0 0
0 1
1 0 ..
1 1
V
A

(volt)
V
B
(volt)
V
Y
(volt)
0 0
0 5
5 0
5 5
V
Y

V
CC
=5V
D
A

V
B

V
A

D
B

R
1

1 k
D
Y

R
2
100 k

1-3

C. Experimental Work

*. 1. *onctruct the OR gate diode logic gien belo" in .ig. 1.-.



.ig. 1.-. OR &ate Diode Logic /mplementation

Apply the gien inputs and complete the missing entries in the oltage and logic
truth tables gien belo"..


Voltage Truth Table Logic Truth Table

*. '. *onctruct the AND gate diode logic gien belo" in .ig. 1.7.



.ig. 1.7. AND &ate Diode Logic /mplementation

Apply the gien inputs and complete the missing entries in the oltage and logic
truth tables gien belo"..


Voltage Truth Table Logic Truth Table


A B Y
0 0
0 1
1 0 ..
1 1
V
A

(volt)
V
B
(volt)
V
Y
(volt)
0 0
0 5
5 0
5 5
V
Y

V
CC

D
A

V
B

V
A

D
B

R = 10 k
A B Y
0 0
0 1
1 0 ..
1 1
V
A

(volt)
V
B
(volt)
V
Y
(volt)
0 0
0 5
5 0
5 5
V
Y

V
B

V
A

R=10 k
D
A

D
B


1-2



.ig. 1.3. %oltage Degradation in the serially connected AND &ates using practical
diodes "ith %
D(on)
+ ,.- %

). 2. !he oltage degradation problem may be oercomed by adding a diode and a
resistor as sho"n in leel shifted AND gate as sho"n in .ig. 1.4. .or the choice of
R
1
+ 1, # and R
'
+ 1,, #, the lo" output oltage is , olt compared to the ,.-
olts output for the normal AND gate. 5o"eer the high output oltage is ery
close to 3 %.

.ig. 1.4. Leel 6hifted AND &ate

*omplete the missing entries in the oltage truth table gien belo".


Voltage Truth Table



V
A

(volt)
V
B
(volt)
V
Y
(volt)
0 0
0 5
5 0
5 5
V
Y

V
CC
=5V
D
A

V
B

V
A

D
B

R
1

1 k
D
Y

R
2
100 k
0 V
0 V
. V
5 V
. V
5 V
. V
5 V
. V