3.2K views

Uploaded by srinivas

save

- Digital Systems Testing and Testable Design - Miron Abramovici, Melvin a. Breuer, D Arthur Friedman
- VLSI TECHNOLOGY
- PLA Minimization and Testing
- 17 LectureASM
- UNIT-V Realization of State Machines
- Digital-system-Design
- m.tech Digital System Design
- Lecture 1 - Multiplexer, ROM,PLA and PAL
- UNIT III-Digital System Design
- Capabilities and Limitations of FSM
- 9D06101 Digital System Design
- m.tech Cpld & Fpga Architecture & Applications
- MTech 2013 Recommended BOOKS
- SM Charts
- DESIGN OF LOW POWER CMOS LOGIC CIRCUITS.pdf
- Execution Control
- Lecture Material - Unit 1(Part 2) and Unit 2
- Sm Chart Derivation
- 1. Basic Logic Design
- 54111-mt----digital system design
- DSD Notes
- 22360968 Vlsi Mtech Jntu Kakinada Syllabus
- VLSI Technology 3
- m.tech Micro Controllers for Embedded System Design
- An Introduction to Logic Circuit Testing
- UNIT-I Digital System Design
- 54111 Mt Digital System Design
- Edge
- Ac Theory Module06
- Ac Theory Module07
- Ac Theory Module10
- ECE 2-1 r13
- Computer Networks and Information Security
- Ac Theory Module02
- Introduction to wireless networks
- PTSPQNAUNITV
- PTSPQNAUNITII
- m.tech Advanced Digital Signal Processing
- PTSPQNAUNITVIII
- PTSPQNAUNITVI
- PTSPQNAUNITIV

You are on page 1of 2

**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD
**

M.Tech I Semester Supplementary Examinations September 2009

DIGITAL SYSTEM DESIGN

(Common To Digital Systems & Computer Electronics, Digital Electronics&

Communication Systems, VLSI System Design )

Time : 3hours Max.Marks:60

Answer any FIVE questions

All questions carry equal marks

---

1.a) Draw an ASM chart to design a control logic of a binary multiplier. Realize the

same using MUX, decoder and D-type flip flops.

b) Obtain the Reduced dimension maps for the following for variable maps and also

generate the minimized expression.

CD AB CD AB

00 01 11 10 00 01 11 10

00 1 1 00 1 1

01 1 X 01 X X

11 1 1 X 11 1 1 1

10 1 10 1 X 1

Reduce variable D. Reduce variable B.

**2. The typical cell in an interactive network has one binary input xi and one binary
**

out put Zi. The output Zi=1 if and only if xi ≠ x i-2. for the first two cells

(i.e; i =1,2) assume X-1= X0 = 0. Write a cell table in standard form. Make a gray

code state assignment and write the output and carry functions.

**3.a) For the circuit shown below find tests to detect the faults h SAO and hSA1,
**

K SAO and K SA1. Find tests to distinguish between the above faults.

df

b) Derive for the majority gate as shown below

d ( x1 x2 )

Cont…2

Code No: A0601 ::2::

**4.a) Apply D-algorithm to detect h SAO fault in the given circuit and derive the test
**

vectors.

**b) Apply signature analysis to the above circuit and generate the signatures using 4
**

bit LFSR with a feed back from 3rd flip flop.

**5.a) It is necessary to synchronize the machine of table shown below to a state ‘A’
**

with a minimum number of input symbols. Devise such a procedure which may

be adaptive

NS,2

PS X= 0 X=1

A C,1 E,1

B A,0 D,1

C E,0 D,1

D F,1 A,1

E B,1 F,0

F B,1 C,1

b) Determine whether a distinguishing sequences exist for the given machine below

NS,2

PS X= 0 X=1

A C,1 A,0

B D,0 D,0

C A,0 D,0

D B,0 C,0

**6.a) Apply PLA maximization procedure and obtain the minimized expression to be
**

implemented on PLA. F = 2021+0022+1200

b) Obtain the minimum test vector set for the above function f in 6(a)

**7. Explain the COMPACT algorithm and apply it to the following PLA whose
**

column set and SSR is given as follows.

Column SSR

A 12

B 1,3,6

C 2,3,7,8,10

D 1,2,5,6,9,11

E 2,4,6,8,10,12

F 1,2,4,7,11

G 4,5,6,7,12

8. Write a short note on

a) Minimal closed covers b) Races and Hazards.

****

- Digital Systems Testing and Testable Design - Miron Abramovici, Melvin a. Breuer, D Arthur FriedmanUploaded bymanikanta11
- VLSI TECHNOLOGYUploaded byNagarjuna Malladhi
- PLA Minimization and TestingUploaded byVardhan Roy
- 17 LectureASMUploaded byshavali56
- UNIT-V Realization of State MachinesUploaded byNarasimha Murthy Yayavaram
- Digital-system-DesignUploaded byvalaravi
- m.tech Digital System DesignUploaded bysrinivas
- Lecture 1 - Multiplexer, ROM,PLA and PALUploaded bysatishbojjawar1484
- UNIT III-Digital System DesignUploaded byNarasimha Murthy Yayavaram
- Capabilities and Limitations of FSMUploaded byRakesh S K
- 9D06101 Digital System DesignUploaded byjbsng123
- m.tech Cpld & Fpga Architecture & ApplicationsUploaded bysrinivas
- MTech 2013 Recommended BOOKSUploaded byManoj Manu
- SM ChartsUploaded bypradeep66
- DESIGN OF LOW POWER CMOS LOGIC CIRCUITS.pdfUploaded byAnonymous e4UpOQEP
- Execution ControlUploaded byUshaMaram
- Lecture Material - Unit 1(Part 2) and Unit 2Uploaded bysatishbojjawar1484
- Sm Chart DerivationUploaded byAnusha Rao
- 1. Basic Logic DesignUploaded bySai Saranya
- 54111-mt----digital system designUploaded bySRINIVASA RAO GANTA
- DSD NotesUploaded byVineeth Valiyaveedu Vijayan
- 22360968 Vlsi Mtech Jntu Kakinada SyllabusUploaded byksunkisala
- VLSI Technology 3Uploaded bySriram
- m.tech Micro Controllers for Embedded System DesignUploaded bysrinivas
- An Introduction to Logic Circuit TestingUploaded bymedo2005
- UNIT-I Digital System DesignUploaded byNarasimha Murthy Yayavaram
- 54111 Mt Digital System DesignUploaded byvasudevareddy

- EdgeUploaded bysrinivas
- Ac Theory Module06Uploaded bysrinivas
- Ac Theory Module07Uploaded bysrinivas
- Ac Theory Module10Uploaded bysrinivas
- ECE 2-1 r13Uploaded bysrinivas
- Computer Networks and Information SecurityUploaded bysrinivas
- Ac Theory Module02Uploaded bysrinivas
- Introduction to wireless networksUploaded bysrinivas
- PTSPQNAUNITVUploaded bysrinivas
- PTSPQNAUNITIIUploaded bysrinivas
- m.tech Advanced Digital Signal ProcessingUploaded bysrinivas
- PTSPQNAUNITVIIIUploaded bysrinivas
- PTSPQNAUNITVIUploaded bysrinivas
- PTSPQNAUNITIVUploaded bysrinivas