Professional Documents
Culture Documents
Microprocessors
COMPARITVE STUDY OF 80286, 80386, 80486 &PENTIUM PROCESSORS:-
80286 80386 80486 PENTIUM
Specifications 16 Bit Processor 32 Bit Processor 32 Bit Processor 32 Bit Processor
No. Of Pins 68 132 168 296
Technology HMOS HMOS-3 PGA(Pin Grid Array) SPGA(Special Pin Grid Array)
Address Bus 24 Bits 32 Bits 32 Bits 32 Bits
Data Bus 16 Bits 32 Bits 32 Bits 64 Bits
Memory Capacity Physical Memory-16MB Physical Memory-4GB Physical Memory-4GB On the whole 4GB
Cache Memory -1GB Virtual Memory -64TB Virtual Memory -64TB
Clock Frequency 4,6,8 MHz 12.5,16,20,25,33 MHz 25,33,50,60&100 MHz 60-233 MHz
Addressing Modes 8 11 11 11
Functional Units Bus Unit, Execution Unit, Bus Unit, Pre-fetch Unit, Bus Unit, Pre-fetch Unit, Bus Unit, Paging Unit,
Address Unit, Instruction Unit Decode Unit, Paging Unit, Cache Unit, Floating Point Pre-fetch Buffer, Instruction
Segmentation Unit, Execution Unit, Decode Unit, Control Decoder, Control ROM,
Unit Unit, Protection Test Unit, Integer Pipelines(U & V
ALU, Paging Unit, Pipelines), Floating Point
Segmentation Unit Unit, BTB(Branch Target
Buffer), Code Cache & Data
Cache, Dual Processing Logic
and APIC(Advanced
Programmable Interrupt
Controller)
Data Types 8,16 Bit- Signed & Unsigned, 8,16,32 Bit- Signed & 8,16,32 Bit- Signed & 8,16,32 Bit- Signed &
Supported BCD, Strings, ASCII, Real Unsigned, BCD, Strings, 32 & Unsigned, Real Strings, BCD, Unsigned, Real Strings, BCD,
48 Bit-Memory Pointers, Bit Bit Field, Bit Strings, 32 & 48 Bit Field, Bit Strings, 32 & 48
Field, Bit Strings Bit-Memory Pointers Bit-Memory Pointers
Modes Of Real, Protected & Virtual Real, Protected & Virtual Real, Protected & Virtual Real, Protected & Virtual
Operation Addressing Modes Addressing Modes Addressing Modes Addressing Modes
Barrel Shifter Absent Present & is 64 Bits Present Present
Paging No Yes Yes Yes
Jack | Jaganvasan 1
Memory Yes Yes Yes Yes
Management
Protection
Registers AX, BX, CX, DX, SI, DI, BP,SP, EAX,EBX,ECX,EDX, ESI, EDI, Same As 286 & Additional Same As 486 & Additional
DS, ES, SS,CS, IP, Flags, GDTR, EBP,ESP,FS, GS, DS, ES, SS,CS, Registers are TR3,TR4,TR5, Registers are CR0-CR4
LDTR, IDTR, MSW IP, E Flags, GDTR, LDTR, IDTR, Cache Registers
CR0-CR3, TR1, TR2, DR0-DR7
Task Switching Yes Yes, Done by a Special Yes, Done by a Special Yes, Done by a Special
Hardware Hardware Hardware
Suitable 80287 80387 External Co-Processor, Same
Co-processors Built-in Co-Processor Exist
Flags CF,PF,AF,SF,ZF,TF,DF,IF,OF,NT CF,PF,AF,SF,ZF,TF,DF,IF,OF,RF, Same As 386 & Auxiliary Same As 486 & ID
& IOPL VM, NT & IOPL(2 Bits) Carry Flag(Identification Flag),
VIP(Virtual Interrupt
Pending), VIF(Virtual
Interrupt)
Pipelining Instruction Fetch, Decode & Instruction Fetch, Decode , Op-code Fetch, Decode , U&V Pipeline for Integers
Execution in Parallel Execution, Memory Execution, Memory 1. Pre-fetch
Management & Bus Access in Management , Bus Access& 2. Decode 1
Parallel Floating Point Operation in 3. Decode 2
Parallel 4. Data Access from
ALU
5. Write Result
Floating Point
1. Pre-fetch
2. Decode 1&2
3. Operand Fetch
4. First Execute
5. Second Execute
6. Write the Result
7. Error Checking
Jack | Jaganvasan 2
Multiplexing Of Not Multiplexed Not Multiplexed Not Multiplexed Not Multiplexed
Buses
Special Features Nothing Nothing BIST(Built-In Self Test) & 64 1. Power Management
Bit Internal Registers 2. AP Check(Address
Parity Check)
3. PC Check(Parity
Check Over Data)
4. STPCLK- Stop Clock
makes processor to
enter into stand
alone mode
5. Supports
MMX(Multimedia)
6. Two 8KB Cache
Memories- One for
Data & the Other for
Instruction
Gates-Call Gates No No Exist Exist
Jack | Jaganvasan 3