PLASMA TV SERVICE MANUAL

PDF created with FinePrint pdfFactory trial version http://www.pdffactory.com

TABLE OF CONTENTS INTRODUCTION .................................................................................................................................1 TUNER ......................................................................................................................................................1 3. IF PART (TDA9886) ...........................................................................................................................1 4. MULTI STANDARD SOUND PROCESSOR ..............................................................................2 5. 4.VIDEO SWITCH TEA6415 ............................................................................................................2 6. AUDIO AMPLIFIER STAGE WITH TDA7265 .............................................................................2 7. POWER SUPPLY (SMPS) ...............................................................................................................3 8. MICROCONTROLLER ......................................................................................................................3 9. SERIAL ACCESS CMOS 4K x 8 (32K bit) EEPROM 24C32A..............................................3 10. CLASS AB STEREO HEADPHONE DRIVER TDA1308 ........................................................3 11. SAW FILTERS......................................................................................................................................3 12. IC DESCRIPTIONS AND INTERNAL BLOCK DIAGRAM ......................................................4 12.1. MC44608............................................................................................................................................5 12.1.1. Description ................................................................................................................................5 12.1.2. General Features ......................................................................................................................5 12.1.3. Pin Connections .......................................................................................................................5 12.2. TCET1102G .......................................................................................................................................6 12.2.1. Description ................................................................................................................................6 12.2.2. Applications ..............................................................................................................................6 12.2.3. 13.12.3.Features ........................................................................................................................6 12.3. TDA9886 ............................................................................................................................................6 12.3.1. General Description..................................................................................................................6 12.3.2. Features .....................................................................................................................................6 12.3.3. Pinning.......................................................................................................................................7 12.4. TEA6415C..........................................................................................................................................7 12.4.1. General Description..................................................................................................................7 12.4.2. Features .....................................................................................................................................7 12.4.3. Pinning.......................................................................................................................................8 12.5. SAA3010T..........................................................................................................................................8 12.5.1. Description ................................................................................................................................8 12.5.2. Features .....................................................................................................................................8 12.5.3. Pinning.......................................................................................................................................8 12.6. 24C32A ..............................................................................................................................................9 12.6.1. Features .....................................................................................................................................9 12.6.2. Description ................................................................................................................................9 12.6.3. Pin Function table.....................................................................................................................9 12.6.4. Functional Descriptions .........................................................................................................10 12.7. SAA5264 ..........................................................................................................................................10 12.7.1. Features ...................................................................................................................................10 12.7.2. General Description................................................................................................................10 12.7.3. Pin Connections and Short Descriptions.............................................................................10 12.8. LM317 ..............................................................................................................................................12 12.8.1. General Description................................................................................................................12 12.8.2. Features ...................................................................................................................................12 12.9. ST24LC21 ........................................................................................................................................12 12.9.1. Description ..............................................................................................................................12 12.9.2. Features ...................................................................................................................................12 12.9.3. Pin connections ......................................................................................................................13 12.10. TLC7733 ..........................................................................................................................................13 12.10.1. Description ..............................................................................................................................13 12.11. 74LVC257A......................................................................................................................................14 12.11.1. Features ...................................................................................................................................14 12.11.2. Description ..............................................................................................................................14 12.11.3. Pin Description .......................................................................................................................14 12.12. 74LVC14A........................................................................................................................................14
2. i Plasma TV Service Manual 24/10/2003

1.

PDF created with FinePrint pdfFactory trial version http://www.pdffactory.com

12.12.1. Features ...................................................................................................................................14 12.12.2. Applications ............................................................................................................................14 12.12.3. Description ..............................................................................................................................14 12.12.4. Pin Description .......................................................................................................................15 12.13. TEA6420 ..........................................................................................................................................15 12.13.1. Features ...................................................................................................................................15 12.13.2. Description ..............................................................................................................................15 12.14. LM1086 ............................................................................................................................................15 12.14.1. Description ..............................................................................................................................15 12.14.2. Features ...................................................................................................................................15 12.14.3. Applications ............................................................................................................................16 12.14.4. Connection Diagrams.............................................................................................................16 12.15. LM1117 ............................................................................................................................................16 12.15.1. General Description................................................................................................................16 12.15.2. Features ...................................................................................................................................16 12.15.3. Applications ............................................................................................................................16 12.15.4. Connection Diagrams.............................................................................................................16 12.16. DS90C385........................................................................................................................................17 12.16.1. General Description................................................................................................................17 12.16.2. Features ...................................................................................................................................17 12.16.3. Pin Description .......................................................................................................................17 12.17. TL431 ...............................................................................................................................................18 12.17.1. Description ..............................................................................................................................18 12.17.2. Features ...................................................................................................................................18 12.17.3. Pin Configurations..................................................................................................................18 12.18. MSP34X1G ......................................................................................................................................19 12.18.1. Introduction .............................................................................................................................19 12.18.2. Features ...................................................................................................................................20 12.18.3. Pin connections ......................................................................................................................20 12.19. TDA7265 ..........................................................................................................................................22 12.19.1. Description ..............................................................................................................................22 12.19.2. Features ...................................................................................................................................22 12.19.3. Pin Connection .......................................................................................................................22 12.20. TDA1308 ..........................................................................................................................................22 12.20.1. General Description................................................................................................................22 12.20.2. Features ...................................................................................................................................22 12.20.3. Pinning.....................................................................................................................................23 12.21. PI5V330 ...........................................................................................................................................23 12.21.1. General Description................................................................................................................23 12.22. AD9883A..........................................................................................................................................23 12.22.1. General Description................................................................................................................23 12.22.2. Features ...................................................................................................................................23 12.22.3. Pin Descriptions .....................................................................................................................24 12.23. SAA7118E........................................................................................................................................26 12.23.1. General Description................................................................................................................26 12.23.2. Features ...................................................................................................................................27 12.23.3. Pinning.....................................................................................................................................28 12.24. TPS72501 ........................................................................................................................................32 12.24.1. General Description................................................................................................................32 12.24.2. Features ...................................................................................................................................32 12.25. TSOP1836 .......................................................................................................................................33 12.25.1. Description ..............................................................................................................................33 12.25.2. Features ...................................................................................................................................33 12.26. PCF8591 ..........................................................................................................................................33 12.26.1. General Description................................................................................................................33 12.26.2. Features ...................................................................................................................................33 12.26.3. Pinning.....................................................................................................................................34 12.27. PW1231 ...........................................................................................................................................34 12.27.1. General Description................................................................................................................34 12.27.2. Features ...................................................................................................................................34 ii Plasma TV Service Manual 24/10/2003

PDF created with FinePrint pdfFactory trial version http://www.pdffactory.com

.......................................31...36 12........ Description ......................................................................................... SDRAM 4M x 16 (MT48LC4M16A2TG-75) ...............................35 12......39 12.....................................35 12.....................27....................................................................................................................56 iii Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www......37 12........................................... display menu .......................................... SIL151B ....................................................... BLOCK DIAGRAM .......... Features .............................................................................................................................40 13...28..................12................................................................................................ General Description..................44 13..36 12.......................36 12..................................35 12.....................................................................................................................47 15........................... General Description................................................................... Pin Descriptions ...........3..........................1...............................................................................2.................. Features ..37 12........................................ SERVICE MENU SETTINGS .........39 13................2...................40 13......... Service menu factory reset values.....................46 14..............36 12................................................................................. General Description......................................2......................................2.............. Features .........................1........................................................................................30.......................35 12.................................................................................. PW181 ....36 12........28.............. CIRCUIT DIAGRAMS .28............4..................... calibration menu......................42 13.......................3..........................3..29.............30........29........31.............. Applications ............com .............................................. Features .............................pdffactory................................................39 12........................30....................................1......................................................................31..1.................................................................. Applications .........................1...............................................................................................................................................................................................................................................................................................................................3.....................30.2.........................................................36 12.........28...........................29.............................. FLASH 8MBit ......................... deinterlacer menu ..................

2 I/I´. OIRT: D/K 2 3. 10 pg Teletext. Symmetrical IF output 2 : : : : : : 4. D/K. VTR. NTSC (playback) colour standards and multiple transmission standards as B/G. Tuner supply voltage 10.The TV is capable of operation in PAL. PC and set-top box applications.3V. Sound system output is supplying 2x14W (10%THD) for stereo 8Ω speakers. Below you will find info on one of the Tuners in use. H. PLL supply voltage 8. Not connected 7. Off-air channels. Systems CCIR: B/G. 2. ADC input 9. Max: 5. The low IF output impedance has been designed for direct drive of a wide variety of SAW filters with sufficient suppression of triple transient. I²C-bus serial data 6. L´.0V. General description of UV1316: The UV1316 tuner belongs to the UV 1300 family of tuners. Compact size 7. INTRODUCTION 42” Plasma TV is a progressive TV control system with built-in de-interlacer and scaler.75V. I and I’. L.5V 5. It is a combined VHF. Complies to “CENELEC EN55020” and “EN55013” Pinning: 1. Max: 5. and D/K.com . It supports following peripherals: 4 SCART’s with two of them supporting full SCART features including RGB input 2 AV inputs. The following figure shows the simplified block diagram of the integrated circuit. Max: 5. I²C-bus address select 4. H.5V Min:-0. Gain control voltage (AGC) 2. TUNER The tuners used in the design are combined VHF. (CVBS+ Stereo Audio) 1 SVHS iput 1 Streeo Headphone output 1 Subwoofer line level output 1 D-Sub 15 PC input 1 DVI input (Optional) 1 Stereo audio input for PC/DVI 1 LVDS connector for Plasma Display Connection Other features include. Min: 30V.pdffactory. L’. Features of UV1316: 1. SECAM. and L/L´ including German and NICAM stereo. Max: 4. Member of the UV1300 family small sized UHF/VHF tuners 2.5V Min:-0. Picture-In-Picture (PIP) . PictureAnd-Text (PAT) and Picture Zoom. L. I and I’. Min: 4. The chassis is equipped with many inputs and outputs allowing it to be used as a center of a media system.3V. I/I’. UHF tuner suitable for CCIR systems B/G. IF PART (TDA9886) The TDA9886 is an alignment-free multistandard (PAL. L’. L. UHF tuners suitable for CCIR systems B/G. Max: 35V 3.0V. Picture-And-Picture (PAP) . Tuning voltage 3. The tuning is available through the digitally controlled I C bus (PLL). which are designed to meet a wide range of applications.5V 33V. Digitally controlled (PLL) tuning via I C-bus 4. It uses a 852*480 panel with 16:9 aspect ratio. S-cable channels and Hyperband 5. Symmetrical IF output 1 11.1. I²C-bus serial clock 5. H. The integrated circuit comprises the following functional blocks: 1 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www. World standardised mechanical dimensions and world standard pinning 6.5V Max: 5. SECAM and NTSC) vision and sound IF signal PLL Both devices can be used for TV.

Digital acquisition help and AFC. Each input can be used as a normal input or as a MAC or Chroma input (with external Resistor Bridge).For D2MAC or Chroma signal the alignment is switched off by forcing. SIF amplifier. Driving 75ohm load needs an external resistor. MULTI STANDARD SOUND PROCESSOR The MSP34x1G family of single-chip Multistandard Sound Processors covers the sound processing of all analog TV-Standards worldwide. Internal voltage stabilizer. or alternatively. top for CVBS or black level for RGB signals). I²C-bus transceivers and MAD (module address). as well as the NICAM digital sound standards. Sound carrier trap.com . AUDIO AMPLIFIER STAGE WITH TDA7265 The TDA7265 is class AB dual Audio power amplifier assembled in the Multiwatt package. Video demodulator and amplifier. 6. The DBX noise reduction. the video switch IC TEA6415 is used. 5VDC on the input. VIF-AGC detector. is performed on a single chip. Micronas Noise Reduction (MNR) is performed alignment free. The MSP34x1G has optimum stereo performance without any adjustments. with an external resistor bridge. 2 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www. Each output can be switched on only one of each input. Frequency Phase-Locked Loop (FPLL) detector.VIDEO SWITCH TEA6415 In case of three or more external sources are used. starting with analog sound IF signal-in.VIF amplifier. Each nominal gain between any input and output is 6. The main function of this device is to switch 8 video-input sources on the 6 outputs. It is possible to have the same input connected to several outputs. AM demodulator. Audio amplifier and mute time constant. Current ICs have to perform adjustment procedures in order to achieve good stereo separation for BTSC and EIA-J. These TV sound processing ICs include versions for processing the multichannel television sound (MTS) signal conforming to the standard recommended by the Broadcast Television Systems Committee (BTSC).pdffactory. Other processed standards are the Japanese FM-FM multiplex standard (EIA-J) and the FM Stereo Radio standard. Tuner and VIF-AGC. Single reference QSS mixer. All the switching possibilities are changed through the BUS. On each input an alignment of the lowest level of the signal is made (bottom of sync. 4. The full TV sound processing.5dB. 5. SIF-AGC detector. down to processed analog AF-out. 4. FM demodulator and acquisition help. specially designed for high quality sound application as Hi-Fi music centers and stereo TV sets. VCO and divider.

8. A complete microprocessor system can be implemented simply by adding external ROM. During the switch on period of the transistor.com . The 24C32A is capable of both random and sequential reads up to the 32K boundary. 9. SAW FILTERS K9656M: Standard: • B/G • D/K •I • L/L’ Features • TV IF audio filter with two channels • Channel 1 (L’) with one pass band for sound carriers at 40. 24C32A is a 4K x 8 (32K bit) Serial Electrically Erasable PROM. Advanced CMOS technology and broad voltage range make this device ideal for low-power/low-voltage. There are two independent 2-wire serial master/slave interface modules that can be multiplexed to control up to five 2-wire serial ports.NICAM) • Channel 2 (B/G. via an optocoupler (TCET1102G) to pin3 of the IC. 5V and 3. it controls each portion of energy transferred to the second side such that the output voltage remains nearly independent of load variations. non-volatile code and data applications. 2-wire serial master/slave interface. The slave 2-wire interface is designed for HDCP use only (and requires the use of HDCP Image Processors). 11. The transformer generates 145V for FBT input.75 MHz (L’. 12V and 5V supplies for other different parts of the chassis. I/O ports.35 MHz and 33.ground 4 Output 5 Output 3 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www. 10. The device is fabricated in a 1 mm CMOS process and has been primarily developed for po rtable digital audio applications. By varying switch-on time of the power transistor.40 MHz Terminals • Tinned CuFe alloy Pin configuration 1 Input 2 Switching input 3 Chip carrier . There is a regulation circuit in secondary side. An optocoupler is used to control the regulation of line voltage and stand-by power consumption. low power applications such as personal communications or data acquisition. CLASS AB STEREO HEADPHONE DRIVER TDA1308 The TDA1308 is an integrated class AB stereo headphone driver contained in a DIP8 plastic package. for up to 256K bits address space. controlling and protecting switching transistor of SMPS.3V stand by voltage and 8V. frame rate conversion and OSD generation. The on-chip 16-bit microprocessor is a Turbo x86-compatible processor core with on-chip peripherals (timers. interrupt controller.7.I) with one pass band for sound carriers between 32.pdffactory. During the switch off period energy is fed to the load via secondary winding. Special peripherals such as Infrared (IR) pulse decoders and a digital pulse width modulator (PWM) are also included. The 24C32A also has a page-write capability of up to 32 bytes of data. SERIAL ACCESS CMOS 4K x 8 (32K bit) EEPROM 24C32A The Microchip Technology Inc. POWER SUPPLY (SMPS) The DC voltages required at various parts of the chassis are provided by an SMPS transformer controlled by the IC MC44608. On-chip RAM of up to 64 Kbytes is available. which is designed for driving.40 MHz (L’) and 39. energy is stored in the transformer. and more). This circuit produces a control voltage according to the changes in 145V DC voltage. The on-chip processor can be disabled to allow external processor control of all internal functions. Functional address lines allow up to eight 24C32A devices on the same bus.D/K. MICROCONTROLLER The microprocessor is embedded inside PW181 chip which also handles scaling. It has been developed for advanced.L. UART. +/-14V for audio amplifier.

90 MHz and 38.K3953M: Standard: • B/G • D/K •I • L/L’ Features TV IF video filter with Nyquist slopes at 33.ground 3 Chip carrier .pdffactory. IC DESCRIPTIONS AND INTERNAL BLOCK DIAGRAM MC44608 TCET1102G TDA9886 TEA6415C SAA3010T 24C32 SAA5264 LM317T ST24LC21 TLC7733 74LVC257A 74LVC14A TEA6420D LM1086 LM1117 DS90C385 TL431 MSP3411G TDA7265 TDA1308 PI5V330 AD9883A SAA7118E TPS72501 TSOP1836 PCF8591 PW1231 PW181 SIL151B SDRAM 4M x 16 (MT48LC4M16A2TG-75) FLASH 4 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www.90 MHz Constant group delay Suitable for CENELEC EN 55020 Terminals Tinned CuFe alloy Pin configuration 1 Input 2 Input .ground 4 Output 5 Output 12.com .

1.1. During the Start–up phase a 9 mA current source is internally delivered to the VCC pin 6 allowing a rapid charge of the VCC capacitor. 24mA current detection and 120mA current detection. This high voltage circuit that integrates the start–up current source and the oscillator capacitor.com .1. Description The MC44608 is a high performance voltage mode controller designed for off–line converters.3. or 75kHz • Secondary Control with Few External Components Protections • Maximum Duty Cycle Limitation • Cycle by Cycle Current Limitation • Demagnetization (Zero Current Detection) P rotection • “Over VCC Protection” Against Open Loop • Programmable Low Inertia Over Voltage Protection Against Open Loop • Internal Thermal Protection TM GreenLine Controller • Pulsed Mode Techniques for a Very High Efficiency Low Power Mode • Lossless Startup • Low dV/dT for Low EMI Radiations 12. An intermediate voltage level of 10V creates a disabling condition called Latched Off phase. This pin is the ground of the primary side of the SMPS. This pin can be directly connected to a 500V voltage source for start –up function of the IC. • Integrated Start–Up Current Source • Fast Start–Up • Lossless Off–Line Start–Up • Direct Off–Line Operation 12. The device also features a very high efficiency stand–by management consisting of an effective Pulsed Mode operation. A 200mA current source is flowing out of the pin 3 during the start–up phase and during the switching phase in case of the Pulsed Mode of operation. 2 ISENSE 3 Control Input 4 5 6 Ground Driver VCC 7 8 Vi 5 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www. A resistor can be connected between this pin and GND to allow the programming of the Burst duty cycle during the Stand–by mode. requires few external components while offering a high flexibility and reliability.2. A feedback current from the secondary side of the SMPS via the opto–coupler is injected into this pin. The 24mA level is used to detect the secondary reconfiguration status and the 120mA level to detect an Over Voltage status called Quick OVP. A resistor can be inserted between the sense resistor and the pin 3. this current source is disabled. As soon as the IC starts–up. The Current Sense pin senses the voltage developed on the series resistor inserted in the source of the power MOSFET. This technique enables the reduction of the stand–by power consumption to approximately 1W while delivering 300mW in a 150W SMPS. the Driver output (pin 5) is disabled. The driver output gets disabled when the voltage becomes higher than 15V and the operating range is between 6.1. When I sense reaches 1V.1.12. This is known as the Over Current Protection function. Pin 1 Name Demag Pin Connections Description The Demag pin offers 3 different functions: Zero voltage crossing detection (50mV). General Features • Flexibility • Duty Cycle Control • Under voltage Lockout with Hysteresis • On Chip Oscillator Switching Frequency 40.6V and 13V. The current and slew rate capability of this pin are suited to drive Power MOSFETs. This pin is the positive supply of the IC. MC44608 12. thus a programmable peak current detection can be performed during the SMPS stand–by mode. This pin is to provide isolation between the Vi pin 8 and the VCC pin 6.pdffactory.

2. good intermodulation figures. TCET1102G 12.12. microprocessor system interface.2. Description The TCET110/ TCET2100/ TCET4100 consists of a phototransistor optically coupled to a gallium arsenide infrared-emitting diode in a 4-lead up to 16-lead plastic dual inline package.3. reduced harmonics. computer peripheral interface. high Common Mode Rejection Low temperature coefficient of CTR G = Leadform 10.1.6 kV Rated isolation voltage (RMS includes DC) V IOWM = 600 V RMS (848 V peak) Rated recurring peak voltage (repetitive) V IORM = 600 V RMS General features: CTR offered in 9 groups Isolation materials according to UL94-VO Pollution degree 2 (DIN/VDE 0110 / resp. provides creepage distance > 8 mm. 13. class I – IV at mains voltage ≤300 V For appl.4. 33. 12.3. 12. alignment-free.1.2. for TCET2100/ TCET4100 optional.0.3. frequencies switchable for all negative and positive modulated standards via I2C-bus • Digital acquisition help. AFC bits via I2C -bus readable 6 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www.pdffactory. excellent pulse response) • Gated phase detector for L/L accent standard • Fully integrated VIF Voltage Controlled Oscillator (VCO). 38. extra low coupling capacity of typical 0. IEC 664) Climatic classification 55/100/21 (IEC 68 part 1) Special construction: Therefore. TDA9886 General Description 12.12. class I – III at mains voltage ≤600 V According to VDE 0884. providing a fixed distance between input and output for highest safety requirements.2. The elements are mounted on one lead frame using a coplanar technique. VIF frequencies of 33.9.9. 38. Features • 5 V supply voltage • Gain controlled wide-band Vision Intermediate Frequency (VIF) amplifier (AC-coupled) • Multistandard true synchronous demodulation with active carrier regeneration (very linear demodulation.Features VDE 0884 related features: Rated impulse voltage (transient overvoltage) V IOTM = 8 kV peak Isolation test voltage (partial discharge test voltage) V pd = 1. The TDA9885 is an alignment-free single standard (without positive modulation) vision and sound IF signal PLL.75 and 58.3.2. table 2.2.16 mm.com . 45. Applications Circuits for safe protective separation against electrical shock according to safety class II (reinforced isolation): For appl. line receiver. suitable for: Switch-mode power supplies. suffix letter ‘G’ is not marked on the optocoupler Coupling System U 12.3. 12.75 MHz • 4 MHz reference frequency input [signal from Phase-Locked Loop (PLL) tuning system] or operating as crystal oscillator • VIF Automatic Gain Control (AGC) detector for gain control.2pF. operating as peak sync detector for negative modulated signals and as a peak white detector for positive modulated signals • Precise fully digital Automatic Frequency Control (AFC) detector with 4-bit digital-to-analog converter.

) • 6 Outputs 7 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www.4. Features • 20MHz Bandwidth • Cascadable with another TEA6415C (Internal address can be changed by pin 7 voltage) • 8 Inputs (CVBS..pdffactory. 6. switchable via I2C-bus • AM demodulator without extra reference circuit • Alignment-free selective FM-PLL demodulator with high linearity and low noise • I2C-bus control for all functions • I2C-bus transceiver with pin programmable Module Address (MAD). 12. For D2MAC or Chroma signal the alignment is switched off by forcing.4. Each nominal gain between any input and output is 6.1. All the switching possibilities are changed through the BUS.3.2.• TakeOver Point (TOP) adjustable via I2C-bus or alternatively with potentiometer • Fully integrated sound carrier trap for 4. 5 V DC on the input. single reference QSS mixer able to operate in high performance single reference QSS mode and in intercarrier mode. Each output can be switched on only one of each input. RGB. On each input an alignment of the lowest level of the signal is made (bottom of synch.5 MHz.0 and 6. CHROMA..c. with an external resistor bridge. It is possible to have the same input connected to several outputs. TEA6415C 12. In other case. top for CVBS or black level for RGB signals).5dB.4. note 1 video output analog ground VIF-PLL for loop filter supply voltage (+5 V) AFC output output 2 (open-collector) SIF differential input 1 SIF differential input 2 VP AFC OP2 SIF1 SIF2 PIN 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 12.5. In this case. 12. 6 words of 16 bits are necessary to determine one configuration. Driving 75Ω load needs an external transistor. MAC. Each input can be used as a normal input or as a MAC or Chroma input (with external resistor bridge).com .3. TAGC REF VAGC CVBS AGND VPLL Pinning DESCRIPTION VIF differential input 1 VIF differential input 2 output 1 (open-collector) FM-PLL for loop filter de-emphasis output for capacitor AF decoupling input for capacitor digital ground audio output tuner AGC TakeOver Point (TOP) I2C-bus data input/output I2C-bus clock input sound intercarrier output and MAD select not connected tuner AGC output 4 MHz crystal or reference input VIF-AGC for capacitor.. The starting configuration upon power on (power supply: 0 to 10V) is undetermined. General Description The main function of the IC is to switch 8 video input sources on 6 outputs. 5.5. 1 word of 16 bits is necessary to determine one configuration. SYMBOL VIF1 VIF2 OP1 FMPLL DEEM AFD DGND AUD TOP SDA SCL SIOMA n. controlled by FM-PLL oscillator • Sound IF (SIF) input for single reference Quasi Split Sound (QSS) mode (PLL controlled) • SIF AGC for gain controlled SIF amplifier.

5Vpp.5dB gain between any input and output • 55dB crosstalk at 5mHz • Fully ESD protected 12. 5.• Possibility of MAC or chroma signal for each input by switching-off the clamp with an external resistor bridge • Bus controlled • 6.3. 8.5Vpp Min : 4. Input Current: 1mA.5. 5. Max : 3mA : 2Vpp. Max: 3mA : 2Vpp. 5.5Vpp. The commands are arranged so that 32 systems can be addressed. 7.5Vpp Min : 4. 12.0V Max : Vcc+0. 5. 18. Max : 3mA : -0. 10. Input Current : 1mA.3V Max: 1.5V.5. Features Low voltage requirement Biphase transmission technique Single pin oscillator Test mode facility 12.5Vpp Min : 4. 15. 9. The circuit response to legal (one key pressed at a time) and illegal (more than one key pressed at a time) keyboard operation is specified in the section “Keyboard operation”. 5. Input Current: 1mA. The SAA3010 is intended as a general purpose (RC-5) infrared remote control system for use where a low voltage supply and a large debounce time are expected.5Vpp. 5. Input Data Input Clock Input Input Prog Input Vcc Input Input Ground Output : Output : Output : Output : Output : Output : Ground Input Pinning : : : : : : : : : : 5. Max : 3mA : -0. Input Current: 1mA.5V : 2Vpp.0V Max : Vcc+0. 6.5Vpp. Max : 3mA : 2Vpp.5Vpp Min : 4. : 3. 4.4. 14.5V : 2Vpp. Max : 3mA 12.5Vpp Min : 4. Input Current: 1mA. Max : 3mA : 2Vpp.1. 3. : 3. Max Low level High level Max Low level High level Max Max Max 12V Max Max : 2Vpp. each system containing 64 different commands. 19.5. Pin 1 2 3 7 8 9-13 14 15-17 18 Pinning Function sense input from key matrix sense mode selection input sense inputs from key matrix generated output data modulated with 1/12 the oscillator frequency at a 25% duty factor generated output information Scan drivers Ground (0V) Scan drivers Oscillator input Mnemonic X7 (IPU) SSM (I) Z0-Z3 (IPU) MDATA (OP3) DATA (OP3) DR7-DR3 (ODN) VSS DR-2-DR0 (ODN) OSC (I) 8 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www. 16. 17. Input Current: 1mA. : 1.com . Input Current: 1mA. 12.5Vpp.2.3. 20. 13.5V.5Vpp Max : 2Vpp. SAA3010T Description 12. The device can generate 2048 different commands and utilizes a keyboard with a single pole switch for each key.5Vpp. Max : 3mA Min : 4.5.pdffactory. Input Current: 1mA. 2.3V Max: 1. 11.

5V .000. Advanced CMOS technology and broad voltage range make this device ideal for low-power/low-voltage. (IPU): input with p-channel pull-up transistor. Description The Microchip Technology Inc. low power applications such as personal communications or data acquisition. (ODN): output with open drain n-channel transistor (OD3): output 3-state 12. The 24C32A is capable of both random and sequential reads up to the 32K boundary.000 Erase/Write cycles guaranteed • 32-byte page or byte write modes available • Schmitt trigger filtered inputs for noise suppression • Output slope control to eliminate ground bounce • 2 ms typical write cycle time.19 20 21-27 28 TP2 (I) TP1 (I) X0-X6 (IPU) VDD(I) test point 2 Test point 1 Sense inputs from key matrix Voltage supply Note: (I): Input.5V to 5.5V Power Supply 9 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www. 24C32A is a 4K x 8 (32K bit) Serial Electrically Erasable PROM.com .Standby current 1 mA typical at 5.3.Industrial (I): -40°C to +85°C .6. Features • Voltage operating range: 4. I2CTM compatible • 100 kHz and 400 kHz compatibility • Self-timed ERASE and WRITE cycles • Power on/off data protection circuitry • Hardware write protect • 1.pdffactory. The 24C32A also has a page-write capability of up to 32 bytes of data.Maximum write current 3 mA at 5. 24C32A 12. It has been developed for advanced. A2 Vss SDA SCL WP Vcc Pin Function table Function User Configurable Chip Selects Ground Serial Address/Data I/O Serial Clock Write Protect Input +4.6.5V . Functional address lines allow up to eight 24C32A devices on the same bus.1.6.Commercial (C): 0°C to 70°C . 12. The 24C32A is available in the standard 8-pin plastic DIP and both 150 mil and 200 mil SOIC packaging. Name A0.6.Automotive (E): -40°C to +125°C 12. A1.0V • 2-wire serial interface bus. byte or page • Up to eight devices may be connected to the same bus for up to 256K bits total memory • Electrostatic discharge protection > 4000V • Data retention > 200 years • 8-pin PDIP and SOIC packages • Temperature ranges . non-volatile code and data applications.2. for up to 256K bits address space.5V to 5.

Both master and slave can operate as transmitter or receiver but the master device determines which mode is activated. General Description The SAA5264 is a single-chip ten page 625-line World System Teletext decoder with a high-level command interface. SYMBOL Pin Connections and Short Descriptions PIN TYPE DESCRIPTION Port 2: 8-bit programmable bidirectional port with alternative functions output for 14-bit high precision Pulse Width Modulator (PWM) P2.1/PWM0 2 I/O P2. and is SAFARI compatible.4/PWM3 P2. 5 V tolerant • Single 12 MHz crystal oscillator • 3. A device that sends data onto the bus is defined as transmitter. and a device receiving data as receiver.7. while the 24C32A works as slave.4.3 V supply voltage. controls the bus access. TOP. Fastext.0/ADC0 inputs for the software Analog-to-Digital-Converter (ADC) facility 9 I/O P3.pdffactory.5/PWM4 P2.7/PWM6 3 4 5 6 7 8 I/O I/O I/O I/O I/O I/O Port 3: 8-bit programmable bidirectional port with alternative functions P3.2. SAA5264 features • Automatic detection of transmitted pages to be selected by page up and page down • 8 Page fastext decoder • Table Of Pages (TOP) decoder with Basic Top Table (BTT) and Additional Information Tables (AITs) • 4 Page user-defined list mode. 12. The following features apply to both SAA5264 and SAA5265: • Complete 625 line teletext decoder in one chip reduces printed circuit board area and cost • Automatic detection of transmitted fastext links or service information (packet 8/30) • On-Screen Display (OSD) for user interface menus using teletext and dedicated menu icons • Video Programming System (VPS) decoding • Wide Screen Signalling (WSS) decoding • Pan-European.0/PWM 1 I/O outputs for 6-bit PWMs 0 to 6 P2. 12.3. 12.2/PWM1 P2. The bus must be controlled by a master device which generates the Serial Clock (SCL). Cyrillic.12. and generates the START and STOP conditions. Greek/Turkish and French/Arabic character sets in each chip • High-level command interface via I2C-bus gives easy control with a low software overhead • High-level command interface is backward compatible to Stand-Alone Fastext And Remote Interface (SAFARI) • 625 and 525 line display • RGB interface to standard colour decoder ICs.7.6.com .7. Functional Descriptions The 24C32A supports a Bi-directional 2-wire bus and data transmission protocol. The SAA5264 has the following functionality: • 10 page teletext decoder with OSD.6/PWM5 P2. current source • Versatile 8-bit open-drain Input/Output (I/O) expander. SAA5264 Features 12.3/PWM2 P2.1.1/ADC1 10 I/O 10 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www.7. due to the high-level command interface offering the benefit of a low software overhead in the TV microcontroller. The device is designed to minimize the overall system cost. default and list acquisition modes • Automatic channel installation support • Closed caption acquisition and display • Violence Chip (VChip) support.

1 P1. a positive-going 23 I 1V CVBS1 (peak-to-peak) input is required.com .0 input/output for general use 46 I/O P1.5 8 mA current sinking capability for direct drive of Light Emitting 19 I/O Diodes (LEDs) P0.2/ADC2 11 I/O P3.P3.2 input/output for general use 16 I/O P0.7 input/output for general use 21 I/O analog ground VSSA 22 CVBS0 Composite Video Baseband Signal (CVBS) input.3 input/output for general use 17 I/O P0.3 V) VDDA 31 Blue colour information pixel rate output 32 O B G R VDS HSYNC 33 34 35 36 37 38 39 40 41 42 43 44 O O O I I -* I O I - Green colour information pixel rate output Red colour information pixel rate output video/data switch push-pull output for pixel rate fast blanking horizontal sync pulse input: Schmitt triggered for a Transistor Transistor Level (TTL) version.H POLARITY vertical sync pulse input.3 SCL 47 48 49 I/O I/O I input/output for general use input/output for general use I2C-bus Serial Clock input from application 11 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www. this pin should be connected to VSSA via a 100 nF capacitor IREF reference current input for analog circuits. connect this pin to VSSA COR contrast reduction: open-drain.4/PWM7 (described above) 30 I/O analog supply voltage (3.2 P1. the polarity of this pulse is programmable by register bit TXT1. Schmitt triggered for a TTL version. active LOW output which allows 29 O selective contrast reduction of the TV picture to enhance a mixed mode display P3.6 20 I/O P0.pdffactory. the polarity of this pulse is programmable by register bit TXT1. if this pin is HIGH for at least 2 machine cycles (24 oscillator periods) while the oscillator is running. this pin should be connected to VDDP via a capacitor periphery supply voltage (+3. for correct operation a 24 26 I κΩ resistor should be connected to VSSA FRAME Frame de-interlace output synchronized with the VSYNC pulse to 27 O produce a non-interlaced display by adjustment of the vertical deflection circuits TEST 28 I not available.3 V) crystal oscillator ground 12 MHz crystal oscillator input 12 MHz crystal oscillator output reset input.4/PWM7 output for 6-bit PWM7 30 I/O VSSC core ground 13 I/O Port 0: 8-bit programmable bidirectional port SCL(NVRAM) I2C-bus Serial Clock input to Non-Volatile RAM 14 I SDA(NVRAM) I2C-bus Serial Data input/output (Non-Volatile RAM) 15 I/O P0.3 V) VSYNC VSSP VDDC OSCGND XTALIN XTALOUT RESET VDDP Port 1: 8-bit programmable bidirectional port input/output for general use 45 I/O P1. connected via a 100 nF capacitor 24 I SYNC_FILTER 25 I sync-pulse-filter input for CVBS. the device resets.4 input/output for general use 18 I/O P0.V POLARITY periphery ground core supply voltage (+3.3/ADC3 12 I/O P3.

ISOWATT220. the device is in Transmit Only mode with EEPROM data clocked out from the rising edge of the signal applied on VCLK. organized by 8 bits.8. The device will switch to the I 2C bidirectional mode upon the falling edge of the signal applied on SCL pin. General Description The LM117/LM217/LM317 are monolithic integrated circuit in TO-220.5A • 0. LM317 12.SDA P1.9.5V To 5.8.9.5V single supply voltage • 400k Hz compatibility over the full range of supply voltage • Two wire serial interface I2C bus compatible • Page Write (Up To 8 Bytes) • Byte.5V. When powered.pdffactory.2 To 37V • Output current In excess of 1.1% Line and Load Regulation • Floating Operation for High Voltages • Complete Series of Protections : Current Limiting.9. 12. Both Plastic Dual-in-Line and Plastic Small Outline packages are available. Thermal Shutdown And Soa Control 12. They are designed to supply more than 1. making the device exceptionally easy to use and eliminating the stocking of many fixed regulators. 12. The device operates with a power supply value as low as 2. random and sequential read modes • Self timed programming cycle • Automatic address incrementing • Enhanced ESD/Latch up • Performances 12 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www. ST24LC21 12. Description The ST24LC21 is a 1K bit electrically erasable programmable memory (EEPROM). TO-3 and D 2 PAK packages intended for use as positive adjustable voltage regulators.2. The nominal output voltage is selected by means of only a resistive divider.1. This device can operate in two modes: Transmit Only mode and I2C bidirectional mode.2 to 37V range. Features • Output voltage range : 1.5 50 51 52 I/O I/O I/O I2C-bus Serial Data input from (application) input/output for general use input/output for general use 12.1. Features • 1 million Erase/Write cycles • 40 years data retention • 2. The ST24LC21 can not switch from the I2C bidirectional mode to the Transmit Only mode (except when the power supply is removed).2.4 P1.com .5A of load current with an output voltage adjustable over a 1.8.

TLC7733 12. primarily in microcomputer and microprocessor systems. (In this application the TLC77xx power has to be supplied by the battery. 13 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www. The delay time.1. When CONTROL is tied to GND. td.com . t d.10. is determined by an external capacitor: td = 2. 2 V) is established. In addition to the power-on-reset and undervoltage-supervisor function.) The TLC77xxQ is characterized for operation over a temperature range of –40°C to 125°C.10. Description The TLC77xx family of micropower supply voltage supervisors are designed for reset control. After minimum VDD (.3. Pin connections CO Pin connections DIP Pin connections NC: Not connected Signal names SDA SCL Vcc Vss VCLK Serial data Address Input/Output 2 Serial Clock (I C mode) Supply voltage Ground Clock transmit only mode 12. the outputs become active and stay in that state until SENSE voltage returns above threshold voltage and the delay time. RESET will act as active high. the circuit monitors SENSE voltage and keeps the reset outputs active as long as SENSE voltage (VI(SENSE) ) remains below the threshold voltage. RESET is asserted when VDD reaches 1 V.pdffactory. the memory circuit is automatically disabled during a power loss. During power-on. The voltage monitor contains additional logic intended for control of static memories with battery backup during power failure.9. When SENSE voltage drops below the threshold voltage. and the TLC77xxI is characterized for operation over a temperature range of –40°C to 85°C. the TLC77xx adds power-down control support for static RAM.1 x 10 4 x CT where CT is in farads td is in seconds The TLC77xx has a fixed SENSE threshold voltage set by an internal voltage divider. An internal timer delays return of the output to the inactive state to ensure proper system reset. has expired. By driving the chip select (CS) of the memory circuit with the RESET output of the TLC77xx and with the CONTROL driven by the memory bank select signal (CSH1) of the microprocessor (see Figure 10).12.

This feature allows the use of these devices as translators in a mixed 3.1. 8-1A CMOS lower power consumption Direct interface with TTL levels Output drive capability 50 _ transmission lines at 85°C 5 Volt tolerant inputs/outputs. Description The 74LVC14A is a high-performance. The 74LVC257A is a quad 2-input multiplexer with 3-state outputs. Data appears at the outputs (1Y to 4Y) in true (non-inverting) form from the selected inputs.9.5 V • CMOS low power consumption • Direct interface with TTL levels 12. Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. which select 4 bits of data from two sources and are controlled by a common data select input (S).12. The 74LVC257A is the logic implementation of a 4-pole.6 V In accordance with JEDEC standard no.6 V • In accordance with JEDEC standard no. 14 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www. Features • Wide supply voltage range of 1.11.11.12.com .2. 8-1A • Inputs accept voltages up to 5.12.7. outputs can handle 5V. Inputs can be driven from either 3. 13 4. Description The 74LVC257A is a high-performance. It is capable of transforming slowly changing input signals into sharply defined. The data inputs from source 0 (1l 0 to 4l 0 ) are selected when input S is LOW and the data inputs from source 1 (1l 1 to 4l 1 ) are selected when S in HIGH. low power.3. Pin Description PIN NUMBER 1 2. Features Wide supply voltage range of 1. 10. 5. This feature allows the use of these devices as translators in a mixed 3. jitter -free output signals.3.pdffactory. where the position of the switch is determined by the logic levels applied to S. In 3-State operation. 6. low-voltage Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. SYMBOL S 1|0 to 4|0 1|1 to 4|1 1Y to 4Y GND OE Vcc DESCRIPTION Common data select input Data inputs from source 0 Data outputs from source 1 3-State multiplexer outputs Ground (0V) 3-State output enable input (active LOW) Positive supply voltage 74LVC14A 12.12.3V or 5. 2-position switch. low-power. The outputs are forced to a high impedance OFF-state when OE is HIGH. Inputs can be driven from either 3. 11.2.3V/5V environment.11. low-voltage. The 74LVC14A provides six inverting buffers with Schmitt-trigger action. 14 3.3 V/5 V environment. 74LVC257A 12. Applications • Wave and pulse shapers for highly noisy environments • Astable multivibrators • Monostable multivibrators 12.2 to 3.3 V or 5 V devices.2 to 3.12 8 15 16 12. for interfacing with 5 Volt logic 12.11.1.0V devices. 12.12.

current limiting and thermal shutdown. 9. 10. 3.5V.pdffactory.4.12.14.5V. The LM1086 is available in an adjustable version.3V.1. Pin Description PIN NUMBER 1. 2. 5.5A • Line Regulation 0. Features • Available in 2.13. which can set the output voltage with only two external resistors. TEA6420 12. 13 2. 12. All the switching possibilities are changed through the I 2C bus. 4.015% (typical) • Load Regulation 0. 5V and Adjustable Versions • Current Limiting and Thermal Protection • Output Current 1. Description The LM1086 is a series of low dropout positive voltage regulators with a maximum dropout of 1.1. 12. 6.85V.12. 2. Description The TEA6420 switches 5 stereo audio inputs on 4 stereo outputs.3V. 3.1% (typical) 15 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www.45V. It is also available in five fixed voltages: 2. Features • 5 Stereo Inputs • 4 Stereo Ouputs • Gain Control 0/2/4/6db/Mutefor EachOutput • Cascadable (2 Different Addresses) • Serial Bus Controlled • Very Low noise • Very Low distorsion 12. 12 7 14 SYMBOL 1A – 6A 1Y – 6Y GND Vcc DESCRIPTION Data inputs Data outputs Ground (0V) Positive supply voltage 12.com . It has the same pin-out as National Semiconductor’s industry standard LM317.14.5A of load current.85V.13. 3.2. 3. 3.45V and 5.14.13. The fixed versions integrate the adjust resistors. The LM1086 circuit includes a zener trimmed band-gap reference.2. LM1086 12. 8. 11.5V at 1.0V.

2V at 800mA of load current. The LM1117 offers current limiting and thermal shutdown. A minimum of 10µF tantalum capacitor is required at the output to improve the transient response and stability.2.15. 3. 2. Applications • 2.15. which can set the output voltage from 1.2% (Max) • Load Regulation 0.8V with only two external resistors. 2.3V.5V. Features • Available in 1.14. The LM1117 is available in an adjustable version. it is also available in five fixed voltages. 12.8V. The LM1117 series is available in SOT223.4% (Max) • Temperature Range — LM1117 0°C to 125°C — LM1117I -40°C to 125°C 12.5V.25V to 13. 3.85V Model for SCSI-2 Active Termination • Post Regulator for Switching DC/DC Converter • High Efficiency Linear Regulators • Battery Charger • Battery Powered Instrumentation 12. 2.4. LM1117 12. TO-220. Its circuit includes a zener trimmed bandgap reference to as-sure output voltage accuracy to within ±1%. 1.4.3.12.3V. 2.pdffactory.14. 5V. Connection Diagrams 16 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www.15.com . Connection Diagrams 12. General Description The LM1117 is a series of low dropout voltage regulators with a dropout of 1.3.85V.1.15.85V.8V. It has the same pin-out as National Semiconductor’s industry standard LM317. and Adjustable Versions • Space Saving SOT-223 Package • Current Limiting and Thermal Protection • Output Current 800mA • Line Regulation 0. Applications • SCSI-2 Active Terminator • High Efficiency Linear Regulators • Battery Charger • Post Regulation for Switching Supplies • Constant Current Regulator • Microprocessor Supply 12. and TO-252 D-PAK packages. and 5V.15. In addition.

A phase-locked transmit clock is transmitted in parallel with the data streams over a fifth LVDS link. high-speed TTL interfaces. Positive LVDS differentiaI data output. Also available is the DS90C365 that converts 21 bits of LVCMOS/LVTTL data into three LVDS (Low Voltage Differential Signaling) data streams. Negative LVDS differential data output. Using an 85 MHz clock. FPFRAME and DRDY (also referred to as HSYNC.16. At a transmit clock frequency of 85 MHz. ensuring low current at power down.5 Mbytes/sec. 8 Blue. TTL Ievel clock input.12. 12.38 Gbps throughput • Up to 297. General Description The DS90C385 transmitter converts 28 bits of LVCMOS/LVTTL data into four LVDS (Low Voltage Differential Signaling) data streams.16.com . 24 bits of RGB data and 3 bits of LCD timing and control data (FPLINE. 0. Features • 20 to 85 MHz shift clock support • Best–in–Class Set & Hold Times on TxINPUTs • Tx power consumption <130 mW (typ) @85MHz Grayscale • Tx Power-down mode <200µW (max) • Supports VGA. This chipset is an ideal means to solve EMI and cable size problems associated with wide. Assertion (low input) TRI-STATES the outputs. and 4 control lines —FPLINE. Power supply pin for PLL. Programmable strobe select Positive LVDS differential clock output.2. DRDY) are transmitted at a rate of 595 Mbps per LVDS data channel. XGA and Dual Pixel SXGA. FPFRAME. A Rising edge or Falling edge strobe transmitter will interoperate with a Falling edge strobe Receiver (DS90CF386/DS90CF366) without any translation logic.16. DS90C385 12.pdffactory. VSYNC. Power supply pin for LVDS outputs.5 Megabytes/sec bandwidth • 345 mV (typ) swing LVDS devices for low EMI • PLL requires no external components • Compatible with TIA/EIA-644 LVDS standard • Low profile 56-lead or 48-lead TSSOP package • DS90C385 also available in a 64 ball. 17 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www. This includes: 8 Red. the data throughput is 297. 28 4 4 1 1 1 1 1 3 4 1 2 1 3 Description TTL level input. The DS90C385 is also offered in a 64 ball. SVGA.1. 8 Green. • Narrow bus reduces cable size and cost • Up to 2.16. Ground pins for PLL. Pin Description DS90C385 MTD56 (TSSOP) Package Pin Description-FPD Link Transmitter Pin Name TxIN TxOUT+ TxOUTTxCLKIN R_FB TxCLK OUT+ TxCLK OUTPWR DOWN Vcc GND PLL Vcc PLL GND LVDS Vcc LVDS GND I/O I O O I I O O I I I I I I I No. Both transmitters can be programmed for Rising edge strobe or falling edge strobe through a dedicated pin. 0.8mm fine pitch ball grid array (FBGA) package which provides a 44 % reduction in PCB footprint compared to the TSSOP package. Ground pins for TTL inputs. Pin name TxCLK IN. TTL level input.8mm fine pitch ball grid array (FBGA) package 12. Every cycle of the transmit clock 28 bits of input data are sampled and transmitted.3. Negative LVDS differential clock output. Data Enable). Ground pins for LVDS outputs. Power supply pins for TTL inputs.

The output voltage may be adjusted to any value between VREF and 36 volts with two external resistors. wide operating current (150mA) and temperature range (0. Programmable strobe select. Power supply pin for PLL. TL431 acts as an open-loop error amplifier with a 2. 12. Power supply pins for TTL inputs. Ground pins for PLL.5V temperature compensation reference.2. °C to 105.com . Negative LVDS differential clock output. SO-8. Description The TL431 is a 3-terminal adjustable shunt voltage regulator providing a highly accurate 1 % band gap reference. The TL431 thermal stability. The TL431 is available in TO-92. Pins not connected. Pin name TxCLK IN. Positive LVDS differentiaI data output.17. HIGH = rising edge.DS90C385SLC SLC64A Package Pin Description-FPD Link Transmitter Pin Name TxIN TxOUT+ TxOUTTxCLKIN R_FB TxCLK OUT+ TxCLK OUTPWR DOWN Vcc GND PLL Vcc PLL GND LVDS Vcc LVDS GND NC I/O I O O I I O O I I I I I I I No. TTL Ievel clock input. The TL431 is operating in full industrial temperature range of 0°C to 105°C. TTL level input. 12. Assertion (low input) TRI-STATES the outputs. SOT-23-5 • Improved Replacement in Performance for TL431 • Low Cost Solution 12. Features • Trimmed Band gap to 1% • Wide Operating Current 1mA to 150mA • Extended Temperature Range 0. Power supply pin for LVDS outputs. SOIC. SOT-89.1.3. 28 4 4 1 1 1 1 1 3 5 1 2 2 4 6 Description TTL level input. ensuring low current at power down.17. LOW = falling edge. Pin Configurations 18 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www. Ground pins for LVDS outputs.to 105. SOT-89 and SOT23-5 packages. TL431 12.makes it suitable for all variety of application that are looking for a low cost solution with high performance. The rising edge acts as data strobe.pdffactory.17. Positive LVDS differential clock output. Ground pins for TTL inputs.°C • Low Temperature Coefficient 30 ppm /°C • Offered in TO-92.17. Negative LVDS differential data output.

two channels (2*16 bits) per sampling cycle (32 kHz) are transmitted. I2S_DA_IN2: For input. The MSP 34x1G has all functions of the MSP 34x0G with the addition of a virtual surround sound feature. no I 2 C interaction is necessary (Automatic Sound Selection). as well as the NICAM digital sound standards. is performed on a single chip. Source Select 2 I S bus interface consists of five pins: 1. 2 2 4. starting with analog sound IF signal-in. I2S _DA_OUT: For output. 2. The MSP 34x1G has built-in automatic functions: The IC is able to detect the actual sound standard automat-ically (Automatic Standard Detection). Micronas Noise Reduction (MNR) is performed alignment free. Introduction The MSP 34x1G family of single-chip Multistandard Sound Processors covers the sound processing of all analog TV-Standards worldwide. pilot levels and identification signals can be evaluated internally with subsequent switching between mono/stereo/bilingual. I S _CL: Gives the timing for the transmission of I S serial data (1. I2S_DA_IN1. Current ICs have to perform adjustment procedures in order to achieve good stereo separation for BTSC and EIA-J. I S _WS: The I S _WS word strobe line defines the left and right sample. the MSP 34x1G includes the “PAN-ORAMA” algorithm. In addition.com . Other processed standards are the Japanese FM-FM multiplex standard (EIA-J) and the FM Stereo Radio standard. Figure shows a simplified functional block diagram of the MSP 34x1G. 2*16 bits) per sampling cycle (32 kHz) are transmitted.024 MHz). 19 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www.12.pdffactory.18. The MSP 34x1G has optimum stereo performance without any adjustments. or alternatively. four channels (two channels per line. down to processed analog AF-out. 2 2 3. The DBX noise reduction.1. Surround sound can be reproduced to a certain extent with two loudspeakers. The full TV sound processing. The MSP 34x1G includes the Micronas virtualizer algorithm “3D-PANORAMA” which has been approved by the Dolby 1) Laboratories for with the "Virtual Dolby Surround" technology. MSP34X1G MSP3411G Multistandard Sound Processor Family 12. These TV sound processing ICs include versions for processing the multichannel television sound (MTS) signal conforming to the standard recommended by the Broadcast Television Systems Committee (BTSC). Furthermore.18.

12.18.2. Features • 3D-PANORAMA virtualizer (approved by Dolby Laboratories) with noise generator • PANORAMA virtualizer algorithm • Standard Selection with single I2C transmission • Automatic Sound Selection (mono/stereo/bilingual), • Automatic Carrier Mute function • Interrupt output programmable (indicating status change) • Loudspeaker / Headphone channel with volume, balance, bass, treble, loudness • AVC: Automatic Volume Correction • Subwoofer output with programmable low-pass and complementary high-pass filter • 5-band graphic equalizer for loudspeaker channel • Spatial effect for loudspeaker channel, processing of all deemphasis filtering • Two selectable sound IF (SIF) inputs • Four Stereo SCART (line) inputs, one Mono input; two Stereo SCART outputs • Complete SCART in/out switching matrix • Two I2S inputs; one I 2S output • Automatic Standard Detection of terrestrial TV standards • Demodulation of the BTSC multiplex signal and the SAP channel • Alignment free digital DBX noise reduction • BTSC stereo separation (MSP 3441G also EIA-J) significantly better than specification • SAP and stereo detection for BTSC system • Demodulation of the FM-Radio multiplex signal 12.18.3. Pin connections NC = not connected; leave vacant LV = if not used, leave vacant OBL = obligatory; connect as described in circuit diagram DVSS: if not used, connect to DVSS AHVSS: connect to AHVSS
Pin No. PLCC 68-pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 PSDIP 64-pin 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 64 63 62 61 60 PSDIP 52-pin 14 13 12 11 10 9 8 7 6 5 4 3 2 1 52 51 50 49 PQFP 80-pin 9 8 7 6 5 4 3 2 1 80 79 78 77 76 75 74 73 72 71 70 69 PLQFP 64-pin 8 7 6 5 4 3 2 1 64 63 62 61 60 59 58 57 56 55 54 53 52 Pin Name Type Connection (if not used) Short Description

ADR_WS NC ADR_DA I2S_DA_IN1 I2S_DA_OUT I2S_WS I2S_CL I2C_DA I2C_CL NC STANDBYQ ADR_SEL D_CTR_I/O_0 D_CTR_I/O_1 NC NC NC AUD_CL_OUT TP XTAL_OUT XTAL_IN TESTEN ANA_IN2+

OUT OUT IN OUT IN/OUT IN/OUT IN/OUT IN/OUT IN IN IN/OUT IN/OUT

LV LV LV LV LV LV LV OBL OBL LV OBL OBL LV LV LV LV LV LV LV OBL OBL OBL AVSS via 56 pF/LV AVSS via 56 pF/LV LV

OUT OUT IN IN IN

24 25

59 58

48 47

68 67

51 50

ANA_INANA_IN1+

IN IN

ADR word strobe Not connected ADR Data Output I2S1 data input I2S data output 2 I S word strobe I2S clock I2C data I2C clock Not connected Stand-by (low-active) I2C bus address select D_CTR_I/O_0 D_CTR_I/O_1 Not connected Not connected Not connected Audio clock output (18.432 MHz) Test pin Crystal oscillator Crystal oscillator Test pin IF Input 2 (can be left vacant, only if IF input 1 is also not in use) IF common (can be left vacant, only if IF input 1 is also not in use) IF input 1

20 Plasma TV Service Manual 24/10/2003

PDF created with FinePrint pdfFactory trial version http://www.pdffactory.com

26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17

46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15

66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10

49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9

AVSUP AVSUP NC NC AVSS AVSS MONO_IN NC VREFTOP SC1_IN_R SC1_IN_L ASG1 SC2_IN_R SC2_IN_L ASG2 SC3_IN_R SC3_IN_L ASG4 SC4_IN_R SC4_IN_L NC AGNDC AHVSS AHVSS NC NC CAPL_M AHVSUP CAPL_A SC1_OUT_L SC1_OUT_R VREF1 SC2_OUT_L SC2_OUT_R NC NC DACM_SUB NC DACM_L DACM_R VREF2 DACA_L DACA_R NC NC RESETQ NC NC NC I2S_DA_IN2 DVSS DVSS DVSS DVSUP DVSUP DVSUP ADR_CL

IN

OBL OBL LV LV OBL OBL LV LV OBL

IN IN IN IN IN IN IN IN

OUT OUT OUT OUT

OUT OUT OUT OUT OUT

IN

IN

OUT

LV LV AHVSS LV LV AHVSS LV LV AHVSS LV LV LV or AHVSS OBL OBL OBL LV LV OBL OBL OBL LV LV OBL LV LV LV LV LV LV LV LV OBL LV LV LV LV OBL LV LV LV LV OBL OBL OBL OBL OBL OBL LV

Analog power supply 5V Analog power supply 5V Not connected Not connected Analog ground Analog ground Mono input Not connected Reference voltage IF A/D converter SCART 1 input, right SCART 1 input, left Analog Shield Ground 1 SCART 2 input, right SCART 2 input, left Analog Shield Ground 2 SCART 3 input, right SCART 3 input, left Analog Shield Ground 4 SCART 4 input, right SCART 4 input, left Not connected Analog reference voltage Analog ground Analog ground Not connected Not connected Volume capacitor MAIN Analog power supply 8V Volume capacitor AUX SCART output 1, left SCART output 1, right Reference ground 1 SCART output 2, left SCART output 2, right Not connected Not connected Subwoofer output Not connected Loudspeaker out, left Loudspeaker out, right Reference ground 2 Headphone out, left Headphone out, right Not connected Not connected Power-on-reset Not connected Not connected Not connected I2S2-data input Digital ground Digital ground Digital ground Digital power supply 5V Digital power supply 5V Digital power supply 5V ADR clock

21 Plasma TV Service Manual 24/10/2003

PDF created with FinePrint pdfFactory trial version http://www.pdffactory.com

12.19. TDA7265 12.19.1. Description The TDA7265 is class AB dual Audio power amplifier assembled in the Multiwatt package, specially designed for high quality sound application as Hi-Fi music centers and stereo TV sets. 12.19.2. Features • Wide Supply Voltage Range (Up to±25V ABS Max.) • Split Supply • High Output Power • 25 + 25W @THD =10%, RL =8W,VS= +20V • No Popat Turn-On/Off • Mute (Pop Free) • Stand-By Feature (Low Iq) • Short Circuit Protection • Thermal Overload Protection 12.19.3. Pin Connection

12.20. TDA1308 12.20.1. General Description The TDA1308 is an integrated class AB stereo headphone driver contained in an SO8 or a DIP8 plastic package. The device is fabricated in a 1 mm CMOS process and has been primarily developed for portable digital audio applications. It gets its input from two analog audio outputs (DACA_L and DACA_R) of MSP 34x0G. The gain of the output is adjustable by the feedback resistor between the inputs and outputs. 12.20.2. Features • Wide temperature range • No switch ON/OFF clicks • Excellent power supply ripple rejection • Low power consumption • Short-circuit resistant • High performance • high signal-to-noise ratio • High slew rate • Low distortion • Large output voltage swing.

22 Plasma TV Service Manual 24/10/2003

PDF created with FinePrint pdfFactory trial version http://www.pdffactory.com

5 V to 3. A sampling phase adjustment is provided. When the COAST signal is presented. Fabricated in an advanced CMOS process. The AD9883A also offers full sync processing for composite sync and sync-on-green applications.pdffactory.˚C to +85. This interface is fully programmable via a 2-wire serial interface. The AD9883A includes a 140 MHz triple ADC with internal 1. Pixel clock output frequencies range from 12 MHz to140 MHz. and clamp control. The user provides only a 3.com .22. Features • Industrial Temperature Range Operation • 140 MSPS Maximum Conversion Rate • 300 MHz Analog Bandwidth • 0. analog input.1.22. A picturein-picture application will be described in this brief. PLL clock jitter is 500 ps p-p typical at 140 MSPS. AD9883A 12. and Hsync and COAST signals. Hsync. the PLL maintains its output frequency in the absence of Hsync.2.12. General Description The PI5V330 is well suited for video applications when switching composite or RGB analog.3 V power supply. PI5V330 12. 140 MSPS. monolithic analog interface optimized for capturing RGB graphics signals from personal computers and workstations.25 V reference. Three-state CMOS outputs may be powered from 2. General Description The AD9883A is a complete 8-bit.3. Pinning SYMBOL OUTA INA(neg) INA(pos) VSS INB(pos) INB(neg) OUTB VDD PIN 1 2 3 4 5 6 7 8 DESCRIPTION Output A Inverting input A Non-inverting input A Negative supply Non-inverting input B Inverting input B Output B Positive supply 12. ˚C temperature range. 12. Its 140 MSPS encode rate capability and full power analog bandwidth of 300 MHz supports resolutions up to SXGA (1280 × 1024 at 75 Hz).20.21. and programmable gain.3 V Power Supply • Full Sync Processing • Sync Detect for Hot Plugging • Midscale Clamping • Power-Down Mode • Low Power: 500 mW Typical • 4:2:2 Output Format Mode • APPLICATIONS • RGB Graphics Processing • LCD Monitors and Projectors • Plasma Display Panels • Scan Converters • Microdisplays • Digital TV 23 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www. A clamp signal is generated internally or may be provided by the user through the CLAMP input pin.22. offset.5 V to 1. the AD9883A is provided in a space-saving 80-lead LQFP surface-mount plastic package and is specified over the –40.3 V. Data. The pixel-rate creates video overlays so two or more pictures can be viewed at the same time.1. 12. and clock output phase relationships are maintained. An inexpensive NTSC titler can be implemented by superimposing the output of a character generator on a standard composite video background.21. a PLL.0 V Analog Input Range • 500 ps p-p PLL Clock Jitter at 110 MSPS • 3. The AD9883A’s on-chip PLL generates a pixel clock from the Hsync input.

12.0 V to 1. By maintaining alignment with DATACK and Data.pdffactory. Vertical Sync Output A reconstructed and phase-aligned version of the video Vsync. See the Sync Processing Block Diagram (Figure 12) to view how this pin is connected.3 V CMOS 3.3 V CMOS 3. 44. 69.0 V to 1.0 V 3. 47.0 V 0. 25. 60. 23.3 V CMOS 3.3 V CMOS 3.3 V CMOS 1.3 V PVD GND PLL Power Supply Ground 3. Pin Descriptions Complete Pinout list Pin Type Inputs Mnemonic RAIN GAIN BAIN HSYNC VSYNC SOGIN CLAMP COAST Red [7:0] Green [7:0] Blue [7:0] DATACK HSOUT VSOUT SOGOUT REF BYPASS MIDSCV FILT VD Function Analog Input for Converter R Analog Input for Converter G Analog Input for Converter B Horizontal SYNC Input Vertical SYNC Input Input for Sync-on-Green Clamp Input (External CLAMP Signal) PLL COAST Signal Input Outputs of Converter Red. 20. 54 48 43 30 31 49 38 29 70–77 2–9 12–19 67 66 64 65 58 37 33 39.3 V CMOS 3. 35 1. 80 57 56 55 Outputs References Power Supply 3.3. The placement and duration in all modes is set by the graphics transmitter.3 V CMOS 3. 21.3 V CMOS 3. 79 26. 50. 46.3 V 0V Control SDA SCL A0 Serial Port Data I/O Serial Port Data Clock (100 kHz Maximum) Serial Port Address Input 1 3. the output from this pin gets no other additional processing on the VSOUT SOGOUT 24 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www. 51.0 V 3. Bit 7 is the MSB Data Output Clock HSYNC Output (Phase-Aligned with DATACK) VSYNC Output (Phase-Aligned with DATACK) Sync-on-Green Slicer Output Internal Reference Bypass Internal Midscale Voltage Bypass Connection for External Filter Components for Internal PLL Analog Power Supply Value 0. 45.0 V 0. 22.3 V CMOS Pin Function Descriptions: Pin Name OUTPUTS HSOUT Function Horizontal Sync Output A reconstructed and phase-aligned version of the Hsync input. 59.25 V Pin No. Sync-On-Green Slicer Output This pin outputs either the signal from the Sync-on-Green slicer comparator or an unprocessed but delayed version of the Hsync input. Both the polarity and duration of this output can be pro-grammed via serial bus registers.3 V CMOS 0.3 V CMOS 3. 10. 28. 61. 27. 78. 52.com . 63. Bit 7 is the MSB Outputs of Converter Green.0 V to 1.3 V CMOS 3.0 V to 1.3 V CMOS 3. 24. 53. 36. 68.3 V CMOS 3. 32. Bit 7 is the MSB Outputs of Converter Blue.22. 62 11. (Note: Besides slicing off SOG.3 V VDD Output Power Supply 3. 41. 34. The polarity of this output can be controlled via a serial bus bit. data timing with respect to horizontal sync can always be determined. 40. 42.

Green. and can be used for any colors. Vsync separation is performed via the sync separator. but colors are assigned for convenient reference. When Hsync Polarity = 0. refer to Figures 7. External Clamp Input This logic input may be used to define the time during which the input signal is clamped to ground. containing both vertical and horizontal sync infor mation that must be separated before passing the horizontal sync signal to Hsync. When Hsync Polarity = 1.5 V. with a nominal input threshold of 1. It should be exercised when the reference dc level is known to be present on the analog input channels.com . refer to the Sync-on-Green section. The logic sense of this pin is controlled by serial register 0EH Bit 6 (Hsync Polarity).) When not used.) They accommodate input signals ranging from 0. When the sampling time is changed by adjusting the PHASE register. the rising edge is active. The default voltage threshold is 150 mV. Vertical Sync Input This is the input for vertical sync. Green Channel Data Output. Analog Input for Red Channel Analog Input for Green Channel Analog Input for Blue Channel High impedance inputs that accept the Red. For exact timing information. For more details on this function and how it should be configured. this pin is ignored and the clamp timing is determined internally by counting a delay and duration from the INPUTS RAIN GAIN BAIN HSYNC VSYNC SOGIN CLAMP 25 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www. and Blue channel graphics signals. typically during the back porch of the graphics signal. Bit 7 is the MSB.AD9883A. Only the leading edge of Hsync is active. It is produced by the internal clock generator and is synchronous with the internal pixel sampling clock.) SERIAL PORT (2-WIRE) SDA SCL A0 Serial Port Data I/O Serial Port Data Clock Serial Port Address Input 1 For a full description of the 2-wire serial register and how it works. and HSOUT outputs are all moved. The input includes a Schmitt trigger for noise immunity. When connected to an ac-coupled graphics signal with embedded sync. The Data. (This is usually a composite sync signal. The CLAMP pin is enabled by setting control bit Clamp Function to 1. Sync-on-Green Input This input is provided to assist with processing signals with embedded sync. The threshold level can be programmed in 10 mV steps to any voltage between 10 mV and 330 mV above the negative peak of the input signal. it will produce a noninverting digital output on SOGOUT. Bit 7. The DATACK and HSOUT outputs are also moved. Signals should be ac-coupled to these pins to support clamp operation. When the sampling time is changed by adjusting the PHASE register. The pin is connected to a high speed comparator with an internally generated threshold. so the timing relationship among the signals is maintained. Blue Channel The main data outputs. (The three channels are identical.pdffactory. DATA OUTPUTS RED GREEN BLUE DATA CLOCK OUTPUT DATACK Data Output Clock This is the main clock output signal used to strobe the output data and HSOUT into external logic. the output timing is shifted as well.5 V to 1. typically on the Green channel. DATACK. respectively.0 V full scale. Horizontal Sync Input This input receives a logic signal that establishes the horizontal timing reference and provides the frequency reference for pixel clock generation. this input should be left unconnected. When disabled. The delay from pixel sampling time to output is fixed. Red Channel Data Output. and 9. so the timing relationship among the signals is maintained. the falling edge of Hsync is used. 8. Data Output. the output timing is shifted as well. the trailing edge is ignored. refer to the 2Wire Serial Control Port section. default is 0). (register 0FH.

Bit 3). If the AD9883A is interfacing with lower voltage logic. This is useful when processing signals from sources that fail to produce horizontal sync pulses during the vertical interval. COAST Clock Generator Coast Input (Optional) This input may be used to cause the pixel clock generator to stop synchronizing with Hsync and continue producing a clock at its current frequency and phase. providing high quality. When not used. It should be connected to ground through a 0. this pin must be grounded and Clamp Function programmed to 0. a digital multistandard decoder containing two-dimensional chrominance/luminance separation by an adaptive comb filter and a high performance scaler. video. Digital Output Power Supply A large number of output pins (up to 25) switching at high speed (up to 110 MHz) generates a lot of power supply transients (noise). The COAST signal is generally not required for PC-generated signals. The designer should provide quiet. a Clock Generation Circuit (CGC). The exact voltage varies with the gain setting of the Blue channel.23. the pixel clock generator PLL requires an external filter. Clock Generator Power Supply The most sensitive portion of the AD9883A is the clock generation circuitry.pdffactory. including variable horizontal and vertical up and downscaling and a brightness.5 V) for compatibility. Connect the filter shown in Figure 6 to this pin. Bit 6. with careful attention given to ground current paths.trailing edge of the Hsync input. These pins provide power to the clock PLL and help the user design for optimal performance. Coast Polarity defaults to 1 at power-up. this pin may be grounded and Coast Polarity programmed to 1. Internal Reference BYPASS Bypass for the internal 1. Philips X-VIP is a new multistandard comb filter video decoder chip with additional component processing.1 µF capacitor. Ground The ground return for all circuitry on-chip. When not used. External Filter Connection For proper operation. General Description The SAA7118E is a video capture device for applications at the image port of VGA controllers. They should be filtered and as quiet as possible.com . It should be connected to ground through a 0. For optimal performance. or tied HIGH (to VD through a 10 k resistor) and Coast Polarity programmed to 0.1 µF capacitor. anti-aliasing filter and ADC. an automatic clamp and gain control. The logic sense of this pin is controlled by Coast Polarity (register 0FH. The SAA7118E is a combination of a four-channel analog preprocessing circuit including source selection. If higher accuracy is required. REF BYPASS MIDSCV FILT POWER SUPPLY VD VDD PVD GND 12. minimize noise and parasitics on this node. 26 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www. optionally scaled.1. Midscale Voltage Reference BYPASS Bypass for the internal midscale voltage reference. The logic sense of this pin is controlled by Clamp Polarity register 0FH. It is recommended that the AD9883A be assembled on a single solid ground plane.25 V band gap reference. contrast and saturation control circuit. an external reference may be employed instead. noise-free power to these pins. which is adequate for most AD9883A applications.23. Main Power Supply These pins supply power to the main elements of the circuit. and the temperature coefficient is ±50 ppm. The absolute accuracy of this reference is ±4%. SAA7118E 12. These supply pins are identified separately from the VD pins so special care can be taken to minimize output noise transferred into the sensitive analog circuitry. V DD may be connected to a lower supply voltage (as low as 2.

matching to the particular signal properties • On-chip line-locked clock generation in accordance with “ITU 601” • Requires only one crystal (32.g. Video scaler • Horizontal and vertical downscaling and upscaling to randomly sized windows • Horizontal and vertical scaling range: variable zoom to 1/64 (icon) (note: H and V zoom are restricted by the transfer data rates) • Anti-alias and accumulating filter for horizontal scaling • Vertical scaling with linear phase interpolation and accumulating filter for anti-aliasing (6-bit phase accuracy) • Horizontal phase correct up and downscaling for improved signal quality of scaled data. Video decoder • Digital PLL for synchronization and clock generation from all standards and non-standard video sources e. 12. including weak and distorted signals as well as baseband component signals Y-PB -PR or RGB. Component video processing • RGB component inputs • Y-PB -PR component inputs • Fast blanking between CVBS and synchronous component inputs • Digital RGB to Y-CB -CR matrix.com . separately for composite and baseband signals • User programmable sharpness control • Detection of copy-protected signals according to the macrovision standard. At the so called image port (I-port) the SAA7118E supports 8 or 16-bit wide output data with auxiliary reference data for interfacing to VGA controllers. G. Vestigial Side Band (VSB) signals) • Up to eight analog Y + C inputs. to be provided as digital video stream through the image port of a VGA controller. for capture to system memory. An expansion port (X-port) for digital video (bidirectional half duplex. combination PAL N. The target application for the SAA7118E is to capture and scale video images. NTSC M.43 and SECAM • Adaptive 2/4-line comb filter for two dimensional chrominance/luminance separation. also with VTR signals – Increased luminance and chrominance bandwidth for all PAL and NTSC standards – Reduced cross colour and cross luminance artefacts • PAL delay line for correcting PAL phase errors • Brightness Contrast Saturation (BCS) adjustment. or just to provide digital baseband video to any picture improvement processing. D1 compatible) is also supported to connect to MPEG or video phone codec. The SAA7118E accepts CVBS or S-video (Y/C) as analog inputs from TV or VCR sources. SECAM and NTSC signals into ITU 601 compatible colour component values.11 or 24. NTSC 4.pdffactory. split as desired • Four on-chip anti-aliasing filters in front of the Analog-to-Digital Converters (ADCs) • Automatic Clamp Control (ACC) for CVBS. The decoder is based on the principle of line-locked clock decoding and is able to decode the colour of PAL.g. especially for compression and video phone applications.576 MHz) for all standards • Horizontal and vertical sync detection. split as desired (all of the CVBS inputs optionally can be used to convert e. D.2. with embedded or separate sync.23. PAL M. Y and C (or VSB) and component signals • Switchable white peak control • Four 9-bit low noise CMOS ADCs running at twice the oversampling rate (27 MHz) • Fully programmable static gain or Automatic Gain Control (AGC). split as desired • Up to four analog component inputs. indicating level of protection • Independent gain and offset adjustment for raw data path. Features Video acquisition/clock • Up to sixteen analog CVBS.2 ns step width) 27 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www. H. with 6-bit phase accuracy (1. consumer grade VTR • Automatic detection of any supported colour standard • Luminance and chrominance signal processing for PAL B.It is a highly integrated circuit for desktop video and similar applications. NTSC-Japan. I and N.

8-bit Y-CB -CR – Output from decoder part.3 of expansion port data MSB .g. 1149.g. controlled by XRQT clock I/O expansion port LSB of expansion port data MSB . to define two ‘ranges’ per field or sequences over frames • Fieldwise switching between decoder part and expansion port (X-port) input • Brightness.23. inclusive continuous line-locked reference clock and real-time status information supporting RTC level 3.11 MHz) crystal oscillator output. note 2 task flag or ready signal from scaler. Vertical Blanking Interval (VBI) data decoder and slicer • Versatile VBI-data decoder. Pinning SYMBOL XTOUT XTALO V SS(xtal) TDO XRDY XCLK XPD0 XPD2 XPD4 XPD6 TEST1 TEST2 AI41 TEST3 V DD(xtal) XTALI PIN A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 B1 B2 B3 B4 TYPE O O P O O I/O I/O I/O I/O I/O I/pu I/pu I O P I DESCRIPTION crystal oscillator output signal.576 MHz (32. video from MPEG decoder (extension to 16-bit possible) • Video image port (I-port) configurable for 8-bit data (extension to 16-bit possible) in master mode (own clock). or slave mode (external clock). not connected if TTL clock input of XTALI is used ground for crystal oscillator test data output for boundary scan test. full read back ability by an external controller. 4 :2 :0.com .11 MHz) crystal oscillator or connection of external oscillator with TTL compatible 28 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www. e. reserved for future extensions and for testing: scan input analog input 41 do not connect. reserved for future extensions and for testing supply voltage for crystal oscillator input terminal for 24.1 of expansion port data do not connect.b1 . real-time and unscaled – Input to scaler part.576 MHz (32. Audio clock generation • Generation of a field-locked audio master clock to support a constant number of audio clocks per video field • Generation of an audio serial and left/right (channel) Digital I/O interfaces • Real-time signal port (R port). auxiliary signal 24. reserved for future extensions and for testing: scan input do not connect. Wide Screen Signalling (WSS) etc. bit rate up to 400 kbits/s • Boundary scan test circuit complies with the “IEEE Std. close caption. slicer. clock regeneration and byte synchronization e. North-American Broadcast Text System (NABTS).• Two independent programming sets for scaler part. decoded VBI-data output.pdffactory. contrast and saturation controls for scaled outputs. 12. 4 :1 :1.3. 4 :1 :0 Y-CB -CR output • Scaled 8-bit luminance only and raw CVBS data output • Sliced. for World Standard Teletext (WST).1 (refer to document “RTC Functional Specification” for details) • Bidirectional expansion port (X-port) with half duplex functionality (D1). Miscellaneous • Power-on control • 5 V tolerant digital inputs and I/O ports • Software controlled power saving standby modes supported • Programming via serial I 2 C-bus.5 of expansion port data MSB . with auxiliary timing and handshake signals • Discontinuous data streams supported • 32-word ´ 4-byte FIFO register for video output data • 28-word ´ 4-byte FIFO register for decoded VBI-data output • Scaled 4 :2 :2.1994” • BGA156 package.

reserved for future extensions and for testing do not connect. reserved for future extensions and for testing do not connect. reserved for future extensions and for testing digital supply voltage 1 (peripheral cells) test reset input (active LOW). reserved for future extensions and for testing: scan output do not connect. for boundary scan test (with internal pull-up). affects all X-port pins (XPD7 to XPD0. reserved for future extensions and for testing ground for analog inputs AI4x analog ground do not connect. reserved for future extensions and for testing do not connect.3 of host port data I/O. substrate connection) vertical reference I/O expansion port digital ground 3 (peripheral cells) digital ground 4 (core) digital ground 5 (peripheral cells) digital supply voltage 5 (peripheral cells) do not connect. XRV. extended CB -CR input for expansion port. extended CB -CR output for image port analog input 44 analog supply voltage for analog inputs AI4x (3.com .TDI TCK XDQ XPD1 XPD3 XPD5 XTRI B5 B6 B7 B8 B9 B10 B11 I/pu I/pu I/O I/O I/O I/O I TEST4 TEST5 TEST6 VSSA4 AGND TEST7 TEST8 VDDD1 TRST XRH VDDD2 VDDD3 VDDD4 XPD7 TEST9 TEST10 TEST11 AI43 AI42 AI4D VDDA4 VSSD1 TMS VSSD2 XRV VSSD3 VSSD4 VSSD5 VDDD5 TEST12 HPD0 AI44 VDDA4A AI31 VSSA3 HPD1 HPD3 HPD2 HPD4 AI3D AI32 AI33 VDDA3 B12 B13 B14 C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 E1 E2 E3 E4 E11 E12 E13 E14 F1 F2 F3 F4 O NC NC P P NC NC P I/pu I/O P P P I/O NC NC I/pu I I I P P I/pu P I/O P P P P I/pu I/O I P I P I/O I/O I/O I/O I/O I I P square wave clock signal test data input for boundary scan test.4 of expansion port data MSB . reserved for future extensions and for testing: scan input LSB of host port data I/O. reserved for future extensions and for testing: scan input analog input 43 analog input 42 differential input for ADC channel 4 (pins AI41 to AI44) analog supply voltage for analog inputs AI4x (3.3 V) digital ground 1 (peripheral cells) test mode select input for boundary scan test or scan test. note 2 digital ground 2 (core. enable and active polarity is under software control (bits XPE in subaddress 83H) do not connect.4 of host port data I/O. XDQ and XCLK). extended CB -CR output for image port MSB . extended CB -CR input for expansion port.6 of host port data I/O. extended CB -CR output for image port MSB .3 V) 29 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www. extended CB -CR input for expansion port.5 of host port data I/O. 3 and 4 horizontal reference I/O expansion port digital supply voltage 2 (core) digital supply voltage 3 (peripheral cells) digital supply voltage 4 (core) MSB of expansion port data do not connect. extended CB -CR output for image port MSB . extended CB -CR output for image port differential input for ADC channel 3 (pins AI31 to AI34) analog input 32 analog input 33 analog supply voltage for analog inputs AI3x (3. XRH.3 V) analog input 31 ground for analog inputs AI3x MSB . reserved for future extensions and for testing do not connect.2 of expansion port data X-port output control signal. extended CB -CR input for expansion port. notes 2. extended CB -CR input for expansion port.6 of expansion port data MSB . note 2 test clock for boundary scan test. note 2 data qualifier for expansion port MSB .pdffactory.

com . field rate. enable and active polarity is under software control (bits IPE in subaddress 87H).4 of image port data output analog supply voltage for analog inputs AI2x analog input 11 analog input 24 ground for analog inputs AI1x digital ground 8 (core) digital supply voltage 8 (core) MSB − 1 of image port data output MSB − 2 of image port data output analog input 12 analog input 13 differential input for ADC channel 1 (pins AI14 to AI11) analog supply voltage for analog inputs AI1x (3. extended CB -CR input for expansion port.2 of direct analog-to-digital converted output data (VSB) MSB . subcarrier frequency and phase and PAL 2 sequence. extended CB -CR output for image port LSB of image port data output differential input for ADC channel 2 (pins AI24 to AI21) analog input 23 ground for analog inputs AI2x analog supply voltage for analog inputs AI2x MSB . odd/even sequence. contains information about actual system clock frequency. extended CB -CR R input for expansion port. image port (controlled by subaddresses 84H and 85H) general purpose output signal 1.3 V) MSB of image port data output multi purpose horizontal reference output signal. extended CB -CR output for image port MSB . see notes 5.3 of image port data output MSB .3 V) analog input 22 analog input 21 digital ground 7 (peripheral cells) MSB . decoder status. output path used for testing: scan output output data qualifier for image port (optional: gated clock output) VSSD13 ITRI L11 L12 P I/(O) IDQ L13 O 30 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www.VSSD6 VDDD6 HPD5 HPD6 AI34 VDDA3A AI22 AI21 VSSD7 IPD1 HPD7 IPD0 AI2D AI23 VSSA2 VDDA2 IPD2 VDDD7 IPD4 IPD3 VDDA2A AI11 AI24 VSSA1 VSSD8 VDDD8 IPD6 IPD5 AI12 AI13 AI1D VDDA1 IPD7 IGPH IGP1 IGPV VDDA1A AGNDA AI14 VSSD9 VSSD10 ADP6 ADP3 VSSD11 VSSD12 RTCO F11 F12 F13 F14 G1 G2 G3 G4 G11 G12 G13 G14 H1 H2 H3 H4 H11 H12 H13 H14 J1 J2 J3 J4 J11 J12 J13 J14 K1 K2 K3 K4 K11 K12 K13 K14 L1 L2 L3 L4 L5 L6 L7 L8 L9 L10 P P I/O I/O I P I I P O I/O O I I P P O P O O P I I P P P O O I I I P O O O O P P I P P O O P P O/st/pd digital ground 6 (core) digital supply voltage 6 (core) MSB .2 of host port data I/O. affects all input port pins inclusive ICLK.pdffactory. the RTCO pin is enabled via I C-bus bit RTCE. image port (controlled by subaddresses 84H and 85H) multi purpose vertical reference output signal.6 of image port data output MSB of host port data I/O.3 V) analog signal ground analog input 14 digital ground 9 (peripheral cells) digital ground 10 (core) MSB .5 of direct analog-to-digital converted output data (VSB) digital ground 11 (peripheral cells) digital ground 12 (core) real-time control output. 6 digital ground 13 (peripheral cells) image port output control signal. extended CB -CR output for image port analog input 34 analog supply voltage for analog inputs AI3x (3.1 of host port data I/O.5 of image port data output digital supply voltage 7 (peripheral cells) MSB . extended CB -CR input for expansion port. image port (controlled by subaddresses 84H and 85H) analog supply voltage for analog inputs AI1x (3.

7 of direct analog-to-digital converted output data (VSB) 2 I C-bus interrupt flag (LOW if any enabled status bit has changed) serial data input/output (I 2 C-bus) audio master clock output. reserved for future extensions and for testing do not connect. O = output. NC = not connected. od = open-drain. controlled by subaddresses 11H and 12H digital supply voltage 13 (peripheral cells) audio master external clock input fast switch (blanking) with internal pull-down inserts component inputs into CVBS signal clock output signal for image port.576 MHz crystal (ALRCLK = 0.com . controlled by subaddresses 11H and 12H audio serial clock output target ready input for image port data do not connect. 31 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www.110 MHz crystal (ALRCLK = 1). reserved for future extensions and for testing do not connect. internal pull-down) has been replaced by a 32. st = strapping. image port (controlled by subaddresses 84H and 85H) analog test output (do not connect) ground for internal Clock Generation Circuit (CGC) analog supply voltage (3. reserved for future extensions and for testing do not connect. or optional asynchronous back-end clock input do not connect. I = input. reserved for future extensions and for testing chip enable or reset input (with internal pull-up) line-locked 1 ¤2 clock output (13. reserved for future extensions and for testing external mode clear (with internal pull-down) line-locked system clock output (27 MHz nominal) reset output (active LOW) MSB of direct analog-to-digital converted output data (VSB) MSB . reserved for future extensions and for testing do not connect. up to 50% of crystal clock audio left/right clock output.5 MHz nominal) external clock input intended for analog-to-digital conversion of VSB signals (36 MHz) MSB . see notes 5 and 7 do not connect. P = power.3 of direct analog-to-digital converted output data (VSB) LSB of direct analog-to-digital converted output data (VSB) serial clock input (I 2 C-bus) real-time status or sync information.pdffactory. pu = pull -up.4 of direct analog-to-digital converted output data (VSB) MSB .IGP0 AOUT VSSA0 VDDA0 VDDD9 VDDD10 ADP7 ADP2 VDDD11 VDDD12 RTS0 VDDD13 AMXCLK FSW ICLK TEST13 TEST14 TEST15 CE LLC2 CLKEXT ADP5 ADP0 SCL RTS1 ASCLK ITRDY TEST16 TEST17 TEST18 EXMCLR LLC RES ADP8 ADP4 ADP1 INT_A SDA AMCLK ALRCLK L14 M1 M2 M3 M4 M5 M6 M7 M8 M9 M10 M11 M12 M13 M14 N1 N2 N3 N4 N5 N6 N7 N8 N9 N10 N11 N12 N13 N14 P2 P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 O O P P P P O O P P O P I I/pd I/O NC I/pu I/pd I/pu O I O O I O O I NC NC I/O I/pd O O O O O O/od I/O/od O O/st/pd TEST19 P13 I/pu general purpose output signal 0. pd = pull-down.3 V) for internal clock generation circuit digital supply voltage 9 (peripheral cells) digital supply voltage 10 (core) MSB − 1 of direct analog-to-digital converted output data (VSB) MSB − 6 of direct analog-to-digital converted output data (VSB) digital supply voltage 11 (peripheral cells) digital supply voltage 12 (core) real-time status or sync information. can be strapped to supply via a 3. reserved for future extensions and for testing: scan input Notes 1.3 kW resistor to indicate that the default 24.

1. 3.5-V.pdffactory.2-V to 5.5 V is also available. Standby current is less than 1 µA. Features • 1-A Output Current • Available in 1. The family operates over a wide range of input voltages (1. 2. Pin RTCO operates as I 2 C-bus slave address pin. modem banks.8 V • Low 170-mV Dropout Voltage at 1 A (TPS72525) • Stable With Any Type/Value Output Capacitor • Integrated Supervisor (SVS) With 50-ms RESET Delay Time • Low 210-µA Ground Current at Full Load (TPS72525) • Less than 1-µA Standby Current 32 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www. With a low input voltage and properly heatsinked package. Unlike some regulators that have a minimum current requirement. this family of regulators can provide a stand alone power supply solution or a post regulator for a switch mode power supply.8 V to 6 V) and has very low dropout (170 mV at 1-A). Ground current is typically 210 µA at full load and drops to less than 80 µA at no load. battery powered equipment. 1. The no capacitor/any capacitor feature allows the customer to tailor output transient performance as needed. The integrated supervisory circuitry provides an active low RESET signal when the output falls out of regulation. compared to other regulators capable of providing the same output current. TMS. Although an output capacitor is not required for stability. Philips order number 4322 143 05291). RTCO = 1 slave address 40H/41H.576 MHz crystal (default. transient response and output noise are improved with a 10-µF output capacitor.24. This pin provides easy initialization of the Boundary Scan Test (BST) circuit.5 V or more minimum input voltage and higher quiescent currents.1” standard the pads TDI. An adjustable option ranging from 1.110 MHz crystal 12. or DDPAK package. RTCO = 0 slave address 42H/43H (default). TRST can be used to force the Test Access Port (TAP) controller to the TEST_LOGIC_RESET state (normal operation) at once. and microcontrollers.2.com . These features make it a viable power supply solution for portable.8-V.24. TPS72501 12. coupled with its high current operation and ease of power dissipation.2.6-V. The low noise capability of this family. For the default setting no strapping resistor is necessary (internal pull-down).22 V to 5. In accordance with the “IEEE1149. During the power-up reset sequence the corresponding pins are switched to input mode to read the strapping level. Pin strapping is done by connecting the pin to the supply via a 3.5-V) • Input Voltage Down to 1. 4. the regulator dissipates more power and achieves higher efficiencies than similar regulators requiring 2. Each regulator option is available in either a SOT223–5. 7. Therefore. Pin ALRCLK: 0 = 24. 5. 1 = 32. 1. TCK and TRST are input pads with an internal pull-up transistor and TDO is a 3-state output pad. General Description The TPS725xx family of 1-A low-dropout (LDO) linear regulators has fixed voltage options available that are commonly used to power the latest DSPs. 12. FPGAs.24. the TPS725 family is stable with no output load current. make it ideal for telecom boards.3 κΩ resistor. D (TPS72501 only). and other noise sensitive applications. These regulators are ideal for higher current applications. 6. For board design without boundary scan implementation connect the TRST pin to ground.5-V Fixed-Output and Adjustable Versions (1.

25.6 cycles/burst Special Features • Small size package • Enhanced immunity against all kinds of disturbance light • No occurrence of disturbance pulses at the output • Short settling time after power on (<200_s) 12.pdffactory.com .26. control and data to and from the device are transferred serially via the two-line bidirectional I2C-bus. 12. Features • Photo detector and preamplifier in one package • Internal filter for PCM frequency • TTL and CMOS compatibility • Output active low • Improved shielding against electrical field disturbance • Suitable burst length . TSOP1836 12. 12.2.26. Carrier frequency for TSOP1836 is 36kHz.1. on-chip track and hold function. allowing the use of 2 up to eight devices connected to the I C-bus without additional hardware.25. – series are miniaturized receivers for infrared remote control systems. The functions of the device include analog input multiplexing. A1 and A2 are used for programming the hardware address.. The demodulated output signal can directly be decoded by a microprocessor.5 V to 6 V • Low standby current 33 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www. General Description The PCF8591 is a single-chip. Features • Single power supply • Operating supply voltage 2. the epoxy package is designed as IR filter. and Temperature (–40C to 125C) • Integrated UVLO • Thermal and Overcurrent Protection • 5-Lead SOT223–5 or DDPAK and 8–Pin SOP (TPS72501 only) Surface Mount Package 12. one analog output and a serial I2C-bus interface. The main benefit is the reliable function even in disturbed ambient and the protection against uncontrolled output pulses. The maximum conversion rate is 2 given by the maximum speed of the I C-bus. Three address pins A0. 8-bit analog-to-digital conversion and an 8-bit digital-to-analog conversion. PIN diode and preamplifier are assembled on lead frame.25. PCF8591 12. Description The TSOP18.1.2.26.• ±2% Output Voltage Tolerance Over Line. single-supply low power 8-bit CMOS data acquisition device with four analog inputs. Load. Address.

flexible.3. Features • Built-In Memory Controller • Motion-Adaptive Deinterlace Processor • Intelligent Edge Deinterlacing • Digital Color/Luminance Transient Improvement (DCTI/DLTI) • Interlaced Video Input Options. costeffective solutions featuring fewer required components. 12.• Serial input/output via I 2 C-bus • Address by 3 hardware address pins • Sampling rate given by I 2 C-bus speed • 4 analog inputs programmable as single-ended or differential inputs • Auto-incremented channel selection • Analog voltage range from VSS to VDD • On-chip track and hold circuit • 8-bit successive approximation A/D conversion • Multiplying DAC with one analog output. This high level of integration enables simple. PW1231 12. The PW1231 accepts industry-standard video formats and resolutions. Pinning SYMBOL AINO AIN1 AIN2 AIN3 A0 A1 A2 VSS SDA SCL OSC EXT AGND VREF AOUT VDD PIN 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 DESCRIPTION analog inputs (A/D converter) hardware address negative supply voltage 2 I C-bus data input/output 2 I C-bus clock input oscillator input/output external/internal switch for oscillator input analog ground voltage reference input analog output (D/A converter) positive supply voltage 12. 12.27. including NTSC and PAL • Independent horizontal and vertical scaling 34 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www. and video enhancement algorithms.com . digital video signal processor that incorporates Pixelworks’ patented deinterlacing. and converts the input into any desired output format. including memory controller. auto-configuration.26. providing excellent quality video. General Description The PW1231 is a high-quality. The PW1231 Video SignalProcessor combines many functions into a single device.1.pdffactory.27. and others.27. scaling.The video algorithms are highly efficient.2.

28. A separate memory is dedicated to storage of onscreen display images and CPU general purpose use. Embedded SDRAM frame buffers and memory controllers perform frame rate conversion and enhanced video processing completely on-chip. When coupled with the new.• Copy Protection • Two-Wire Serial Interface 12. custom start-up screen. General Description The PW181 ImageProcessor is a highly integrated “system-on-a-chip” that interfaces computer graphics and video inputs in virtually any format to a fixed-frequency flat panel display. all automatic imaging features. PW181 12.0 content protection using standard DVI receivers. temporal deinterlacing with film mode detection. this advanced video processing technology delivers the highest quality video for advanced displays.com . Features • Third-generation. Both input ports support integrated DVI 1.pdffactory. A new advanced OSD Generator with more colors and larger sizes supports more demanding OSD applications. nonlinear scaling allows these inputs to be resized optimally for the native resolution of the display. advanced scaling techniques • Second-generation Automatic Image Optimization • Frame rate conversion • Video processing • On-Screen Display (OSD) • On-chip microprocessor • JTAG debugger and boundary scan • Picture-in-picture (PIP) 35 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www. Three independent image scalers coupled with frame locking circuitry and dual programmable color lookup tables create sharp images in multiple windows.28. two-dimensional filtering techniques • Third-generation. Programmable features include the user interface. without user intervention. such as format conversion using multiple programmable regions.27. Video data from 4:3 aspect ratio NTSC or PAL and 16:9 aspect ratio HDTV or SDTV is supported. Applications For use with Digital Displays • Flat-Panel (LCD.1. When used in combination with the new third-generation scaler. faster. DLP) TVs • Rear Projection TVs • Plasma Displays • LCD Multimedia Monitors • Multimedia Projectors 12. this OSD Generator supports advanced OSD animation techniques.2. and special screen effects. Advanced video processing techniques are supported using the internal frame buffer. 12. such as on-screen programming guides. integrated microprocessor.3. Computer and video images from NTSC/PAL to WUXGA at virtually any refresh rate can be resized to fit on a fixed-frequency target display device with any resolution up to WUXGA. Advanced scaling techniques are supported.28. including motion adaptive. Multi-region.

• Multi-region. or the full page.216.0 (DVI is backwards compatible with VESA P&D and DFP) • HSYNC de-jitter circuitry enables stable operation even when HSYNC contains jitter • Low power standby mode • Automatic entry into standby mode with clock detect circuitry • Standard and Pb-free packages ® TM 12. The 64Mb SDRAM uses an internal pipelined architecture to achieve high-speed operation.pdffactory. random-access operation.096 rows by 512 columns by 8 bits.1. high-speed. along with a power-saving. power-down mode. PanelLink Digital technology simplifies PC and display interface design by resolving many of the system level issues associated with high-speed mixed signal design. Precharging one bank while accessing one of the other three banks will hide the precharge cycles and provide seamless.2. fully random access.1. current consumption at 3. non-linear scaling • Hardware 2-wire serial bus support 12. 36 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www. CLK). Applications • Multimedia Displays • Plasma Displays • Digital Television 12. Each of the x8’s 16. This receiver supports up to true color panels (24 bit/pixel. System designers can be assured that the interface will be stable through a number of technology and performance generations. fiber-optics ready • Compliant with DVI 1. dynamic random-access memory containing 67.30.096 rows by 256 columns by 16 bits.216-bit banks is orga-nized as 4.28. which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0. accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.29. It is internally configured as a quad-bank DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal. ensuring support for future performance enhancements while maintaining the same logical interface.29. Each of the x4’s 16.3V core operation • Time staggered data output for reduced ground bounce and lower EMI • Sync Detect feature for Plug & Display iMHot Plugginglo • Cable Distance Support: over 5m with twisted-pair. All PanelLink products are designed on a scaleable CMOS architecture. SDRAM 4M x 16 (MT48LC4M16A2TG-75) 12. An auto refresh mode is provided.com .bit banks is organized as 4. or 8 locations. The SDRAM provides for programmable READ or WRITE burst lengths of 1.108.024 columns by 4 bits. but it also allows the column address to be changed on every clock cycle to achieve a high-speed. Each of the x16’s 16.777. All inputs and outputs are LVTTL-compatible.3V memory systems. 2. BA1 select the bank. This architecture is compatible with the 2n rule of prefetch architectures.777. Accesses begin with the registration of an ACTIVE command. Features • Low Power Operation: 201mA max. providing the system designer with a digital interface solution that is quicker to market and lower in cost. The address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.864 bits.096 rows by 1. SIL151B 12. 12. General Description The Micron ® 64Mb SDRAM is a high-speed CMOS.30.3. with a burst terminate option.29. 16M colors) with both one and two pixels per clock. A0-A11 select the row). 4. General Description The SiI 151B receiver uses PanelLink Digital technology to support high-resolution displays up to SXGA (25-112MHz). An auto precharge function may be enabled to provide a selftimed row precharge that is initiated at the end of the burst sequence. Read and write accesses to the SDRAM are burst oriented.216 -bit banks is organized as 4.777. The 64Mb SDRAM is designed to operate in 3.

12. Deactivating the clock provides PRECHARGE POWER-DOWN and SELF REFRESH operation (all banks idle).3V ±0. the ability to interleave between internal banks in order to hide precharge time and the capability to randomly change column addresses on each clock cycle during a burst access. column address can be changed every clock cycle • Internal banks for hiding row access/precharge • Programmable burst lengths: 1.2.30. CKE is synchronous except after the device enters power-down and self refresh modes. PC100-. Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal.com . and Auto Refresh Modes • Self Refresh Modes: standard and low power • 64ms.096-cycle refresh • LVTTL-compatible inputs and outputs • Single +3.30. All SDRAM input signals are sampled on the positive edge of CLK. 4. all signals registered on positive edge of system clock • Internal pipelined operation. CLK also increments the internal burst counter and controls the output registers. 2. 4. including the ability to synchronously burst data at a high data rate with automatic column-address generation. or full page • Auto Precharge.3V power supply 12. where CKE becomes asynchronous until 37 CKE Input 37 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www. 8. and PC133-compliant • Fully synchronous.pdffactory. Features • PC66-.SDRAMs offer substantial advances in DRAM operating performance. ACTIVE POWER-DOWN (row active in any bank) or CLOCK SUSPEND operation (burst/access in progress). Pin Descriptions PIN NUMBERS 38 SYMBOL CLK TYPE Input DESCRIPTION Clock: CLK is driven by the system clock.3. includes CONCURRENT AUTO PRECHARGE.

50. 53 2. 8. On the x16. A0-A7 [x16]. 8. 44. 27 28. 7. 52 1. 53 5. 44.3V ±0. and 51 are NCs for x8. 10.19 CS# Input 16. 44. 4. 8. 47. READ. 42. 47. 50 40 36 3. 45. Data Input/Output: Data bus for x16 (4. BA1 Input 23-26. 48. 42. WRITE or PRECHARGE command is being applied. 4. CS# provides for external bank selection on systems with multiple banks. and 2. DQML and DQMH are considered same state when referenced as DQM. DQMH 20. providing low standby power. 5. Bank Address Inputs: BA0 and BA1 define to which bank the ACTIVE. 5. RAS# x4. 9. with A10 defining auto precharge) to select one location out of the memory array in the respective bank. 48. 22. 11. 54 DQ0-DQ15 x16: I/O DQ0-DQ7 DQ0-DQ3 NC NC VDDQ VSSQ VDD VSS x8: I/O x4: I/O – – Supply Supply Supply Supply after exiting the same mode. 17. 45. 18 39 WE#. DQML corresponds to DQ0-DQ7 and DQMH corresponds to DQ8-DQ15. 47. Input/Output Mask: DQM is an input mask signal for write accesses and an output enable signal for read accesses. and RAS# (along with CS#) define the command being entered. 13. 11. On the x4 and x8. 7. CKE may be tied HIGH. 21 BA0. Input data is masked when DQM is sampled HIGH during a WRITE cycle. 11. 43. The address inputs also provide the op-code during a LOAD MODE REGISTER command. 51. Address Inputs: A0-A11 are sampled during the ACTIVE command (row-address A0-A11) and READ/WRITE command (column-address A0-A9 [x4]. Data Input/Output: Data bus for x4. A0-A8 [x8]. BA1 (A1[LOW]). 12. 49 6. 35 A0-A11 Input 2. 41. DQ Ground: Isolated DQ ground on the die for improved noise immunity. 42. No Connect: These pins should be left unconnected. 13.3V. 51. A10 is sampled during a PRECHARGE command to determine if all banks are to be precharged (A10[HIGH]) or bank selected by BA0. 46. Chip Select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. are disabled during power-down and self refresh modes. 48. 8. CS# is considered part of the command code.pdffactory. 13.com . 10. 39 x16: DQML. 50. Address input (A12) for the 256Mb and 512Mb devices DQ Power: Isolated DQ power on the die for improved noise immunity. Ground. The input buffers. CAS#. 45. Power Supply: +3. The output buffers are placed in a High-Z state (twoclock latency) when DQM is sampled HIGH during a READ cycle. Data Input/Output: Data bus for x8 (2. 14. 29-34. 47. All commands are masked when CS# is registered HIGH. Command Inputs: WE#. 7. 10. 53 are NCs for x4). CAS#. and 53 are NCs for x4). 38 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www. x8: DQM Input Input 15. including CLK. DQML (Pin 15) is a NC and DQMH is DQM.

12.7V to 3. Erase Suspend and Resume are written to the device in cycles of commands to a Command Interface using standard microprocessor write timings. The device can also be programmed in standard programmers. M29W800AT: D7h – Bottom Device Code.7V to 3. Each block can be programmed and erased over 100. Multi-Block and Chip Erase • Multi Block Protection/Temporary Unprotection Modes • Erase Suspend and Resume Modes – Read and Program another Block during Erase Suspend • Low Power Consumption – Stand-by and Automatic Stand-by • 100. Description The M29W800A is a non-volatile memory that may be erased electrically at the block or chip level and programmed in-system on a Byte-by-Byte or Word-by-Word basis using only a single 2.pdffactory. For Program and Erase operations the necessary high voltages are generated internally. Features • 2.2. The array matrix organisation allows each block to be erased and reprogrammed without affecting o ther blocks.C.1.31.) – Program Byte-by-Byte or Word-by-Word – Status Register bits and Ready/Busy Output • Security Protection Memory Area • Instruction Address Coding: 3 Digits • Memory Blocks – Boot Block (Top or Bottom location) – Parameter and Main blocks • Block.000 cycles.com .31. Erase and Read Operations • Access Time: 80ns • Programming Time: 10µs typical • Program/Erase Controller (P/E.6V VCC supply. Block and Chip Erase. Blocks can be protected against programing and erase on programming equipment. Instructions for Read/Reset.31. Programming.000 Program/Erase Cycles per Block • 20 Years Data Retention – Defectivity below 1ppm/year • Electronic Signature – Manufacturer Code: 20h – Top Device Code. and temporarily unprotected to make changes in the application. 12.6V Supply Voltage for Program. Auto Select for reading the Electronic Signature or Block Protection status. M29W800AB: 5Bh 39 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www. FLASH 8MBit 12.

calibration and deinterlacer menus. Entire service menu parameters of Plasma TV are listed below. display menu By pressing “◄/►” buttons select the first icon. panel Displays panel resolution power on time Displays total working time of the set backlight on time Displays total backlight on time of the set.10 Release Build scart prescale nicam prescale 25 32 blue down to change display settings blank color By pressing •/‚ button. The following menu appears on the screen.com .10 Release Build scart prescale nicam prescale 25 32 blue down to change display settings There are 3 submenu in service menu. make sure that all manual adjustments are done correctly. display blank color panel power on time backlight on time black red 0 green 852x480 33:5 33:0 Vestel V1. display menu appears on the screen.0. Before starting the production mode alignments. green and blue. 2 and 5 respectively. red.13. These are display. Press “◄/►” buttons to select a menu title and then “▲/▼” buttons to select a menu item and “◄/►” or “OK” buttons to set the menu item to the desired option. Press ƒ/„ button to set the blank color. 13. 7. display blank color panel power on time backlight on time black red 0 green 852x480 33:5 33:0 Vestel V1. The options are: black. To start production mode alignments enter the MENU by pressing “M” button and then press the digits 4. geometry and white balance alignments are performed in production service mode. SERVICE MENU SETTINGS All system.0.1. (Not used for plasma displays) 40 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www. select blank color.pdffactory. To exit the service menu press “M” button.

display scart prescale nicam prescale fm/am prescale subwoofer corner subwoofer layer agc adjustment 25 32 25 3 9 17 right/left to adjust scart prescale fm/am prescale By pressing •/‚ button.scart prescale By pressing •/‚ button. 41 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www. subwoofer level By pressing •/‚ button. subwoofer corner By pressing •/‚ button.pdffactory. select agc adjustment. nicam prescale By pressing •/‚ button. Press ƒ/„ button to set the subwoofer level. Press ƒ/„ button to set the nicam prescaler. Scart prescale can be adjusted between 0 and 127. select subwoofer corner. select fm/am prescaler. Press ƒ/„ button to set the agc adjustment. Subwoofer level can be adjusted between 0 and 32. select subwoofer level.com . Agc adjustment can be adjusted between 0 and 31. Nicam prescale can be adjusted between 0 and 127. Fm/am prescale can be adjusted between 0 and 127. By pressing •/‚ button. select scart prescaler. Press ƒ/„ button to set the subwoofer corner. agc adjustment Adjustment for automatic gain control of tuner. select nicam prescaler. Press ƒ/„ button to set the fm/am prescaler. Subwoofer corner can be adjusted between 0 and 7. Press ƒ/„ button to set the scart prescaler.

user color temp By pressing •/‚ button. pal. YPbPr SMPTE240. Press ƒ/„ button to set the color temperature. calibration menu By pressing “◄/►” buttons select the second icon. The options are: 5500K. settings. select video format. 6500K. calibration menu appears on the screen. secam and ntsc japan. select color temp. The options are: auto. User color temperature can be adjusted between 5000K and 9300K. The options are: none. Press „ button to increase the user color temperature. scrolling menu color temp By pressing •/‚ button. video format By pressing •/‚ button. calibration color temp user color temp video format colorspace test pattern color components solid field level none all auto RGB solid color red vert bars green blue 33 5500K 6500K 7500K 9300K user 6500K down to change cal.pdffactory. select user color temp. calibration colorspace test pattern color components solid field level adc calibration initial APS factory reset on <ok> to activate off none all RGB solid color red vert bars green blue 33 right/left to adjust item 42 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www. select test pattern. Press ƒ/„ button to set the video format. RGB. 9300K and user. Press ƒ/„ button to set the test pattern.13. test pattern By pressing •/‚ button. ntsc. YPbPr REC709 and YCbCr REC601. solid color and vert bars. color space Displays the current color space used.com .2. Press ƒ button to decrease the user color temperature. 7500K.

Solid field level can be adjusted between 0 and 64. 43 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www. this item should be made on. select solid field level. Press „ button to increase or ƒ button to decrease the solid field level. green and blue. select color components. Initial aps is selected on or off. Press ƒ/„ button to set the color components. initial APS By pressing •/‚ button.pdffactory. factory reset By pressing •/‚ button. solid field level By pressing •/‚ button. The options are: all. If initial aps is wanted on startup.com . Press “OK” button to return to the factory setting values. select initial APS. select factory reset. red. adc calibration Not used for this model.color components By pressing •/‚ button.

select film mode. Luminance peaking can be set to on or off by pressing ƒ/„ button. Blank expantion can be set to on or off by pressing ƒ/„ button. select luminance peaking.com . film mode By pressing •/‚ button.13. deinterlacer blank expansion dcti dlti luminance peaking film mode film mode speed vof off on off off on on 3 off on 131 64 down for deinterlacer settings. luminance peaking By pressing •/‚ button. Film mode speed can be set to on or off by pressing ƒ/„ button. DCTI can be adjusted between 0 and 255 by pressing ƒ/„ button. scrolling menu blank expansion By pressing •/‚ button. select dlti.pdffactory. deinterlacer menu By pressing “◄/►” buttons select the third icon. select dcti. dcti Digital colour transition improvement: By pressing •/‚ button. deinterlacer menu appears on the screen. deinterlacer vof bad cut nr threshold noise reduction lai level sharpness sparkle off off low on on high 40 2 10 255 right/left to adjust item 44 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www. dlti Digitial luma transition improvement: By pressing •/‚ button.3. select blank expansion. DLTI can be adjusted between 0 and 255 by pressing ƒ/„ button.

Nr threshold can be set to low or high by pressing ƒ/„ button. Sharpness can be adjusted between 0 and 255 by pressing ƒ/„ button.com . sharpness By pressing •/‚ button. lai level By pressing •/‚ button. Noise reduction can be adjusted between 0 and 255 by pressing ƒ/„ button. 1 or 2 by pressing ƒ/„ button. Film mode speed can be set to 0. sparkle By pressing •/‚ button. select film mode speed. select vof. select noise reduction. select sparkle. By pressing •/‚ button. select sharpness.pdffactory.film mode speed By pressing •/‚ button. nr threshold By pressing •/‚ button. Lai level can be set to 0. 1. Sparkle can be adjusted between 0 and 255 by pressing ƒ/„ button. noise reduction By pressing •/‚ button. Bad cut can be set to on or off by pressing ƒ/„ button. select nr threshold. 2 or 3 by pressing ƒ/„ button. select lai level. 45 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www. VOF can be set to on or off by pressing ƒ/„ button. vof video on film. bad cut By pressing •/‚ button. select vof.

Service menu factory reset values SERVICE MENU BLANK COLOR SCART PRESCALE NICAM PRESCALE FM/AM PRESCALE SUBWOOFER CORNER SUBWOOFER LEVEL AGC COLOR TEMPERATURE COLOR TEMPERATURE-USER VIDEO FORMAT COLOR SPACE TEST PATTERN COLOR COMPONENTS SOLID FIELD LEVEL INITIAL APS BLACK EXPANSION DCTI DLTI LUMINANCE PEAKING FILM MODE FILM MODE SPEED VOF BAD CUT NR THRESHOLD NOISE REDUCTION LAI LEVEL SHARPNESS SPARKLE DISPLAY CALIBRATION black 15 32 14 5 32 16 6500 6500 AUTO autodetected none all 33 on DEINTERLACER These values are not recorded.com .4. for this reason they are adjusted to a specified value.13. 46 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www.pdffactory.

CLK PW181 SAA7118E VIDEO PROCESSOR PIP PICTURE PHILIPS 48-bit SIL151 SILICON dual IMAGE RGB DVI Rx DS090C385 LVDS Tx NATIONAL 24-bit RGB SIL164 DVI OUTPUT OPTIONAL AD9883 ANALOG DEVICE ADC 47 Plasma TV Service Manual 24/10/2003 . BOARD 1-LAYER AUDIO AMPLIFIER TDA7265L ST PDF created with FinePrint pdfFactory trial version http://www. MAIN_R. BLOCK DIAGRAM GENERAL BLOCK DIAGRAM AUDIO DECODING MSP34XX MICRONAS AUDIO/VIDEO/GRAPHICS IN/OUT YUV SAA7118E 16-bit VIDEO PROCESSOR MAIN PICTURE PHILIPS YUV 16-bit A/V BOARD 6-LAYER MAIN_L. DE. VS.pdffactory. AUDIO AMPL.com VMB with Pixelworks 4 Scart PW1231 RGB 24-bit 24-bit RGB I2C HS.14.

TUNER&IF BLOCK A/V BOARD 6-layer SC1_V_OUT SC3_V_OUT I2C UV1316 Tuner 1 Philips IF 1 PHILIPS IF IC 1 TDA9886 TUN1_CVBS TUN1_QSS1 TO TEA6415 VIDEO SWITCH TO MSP3411G AUDIO PROCESSOR FOR MAIN SOUND I2C UV1316 Tuner 2 Philips IF 2 PHILIPS IF IC 2 TDA9886 TUN2_CVBS TUN2_QSS2 TO TEA6415 PIP VIDEO SWITCH TO MSP3411G AUDIO PROCESSOR FOR MAIN SOUND 48 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www.com .pdffactory.

pdffactory.com .VIDEO MATRIXING SC1_V_IN SC2_V_IN TUN1_CVBS PIP_CVBS AV1_V_IN SC3_V_IN SC2_V_OUT SC4_V_IN FAV_CVBS AV1_V_OUT TEA6415C VIDEO SWITCH ST VxtoSAA7118 MP VxtoSAA7118 PIP SELECTED VIDEO TO SAA7118 MP FOR MAIN PICTURE SELECTED VIDEO TO SAA7118 PIP FOR PIP PICTURE SELECTABLE VIDEO OUT FOR SCART 4 SELECTABLE VIDEO OUT FOR SCART 2 SELECTABLE VIDEO OUT FOR AV1 SC4_V_OUT A/V BOARD 6-layer 49 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www.

com .pdffactory.AUDIO MATRIXING SC4_AUDIO_L/R_IN SC2_AUDIO_L/R_IN ASW_AUDIO_L/R_OUT SC3_AUDIO_L/R_IN ASW_AUDIO_L/R_IN FAV_AUDIO_L/R_IN BAV_AUDIO_L/R_OUT TEA6420 AUDIO SWITCH ST SC2_AUDIO_L/R_OUT SC4_AUDIO_L/R_OUT SC4_AUDIO_L/R_IN SC2_AUDIO_L/R_IN SC3_AUDIO_L/R_IN ASW_AUDIO_L/R_IN HEADPHONE SC2_AUDIO_L/R_OUT MSP ASW_AUDIO_L/R_OUT SC4_AUDIO_L/R_OUT FAV_AUDIO_L/R_IN BAV_AUDIO_L/R_OUT A/V BOARD 6-layer 50 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www.

pdffactory.A/V IN/OUT SC1_PIN8 SC1_V_IN SC1_V_OUT SCART 1 SC1_FB SC1_R SC1_G SC1_B INTO PCF8591 FROM TUN1_CVBS INTO RGB SWITCH SCART 3 A/V BOARD 6-layer SC3_PIN8 SC3_V_IN SC3_V_OUT INTO PCF8591 INTO TEA6415 VIDEO SWITCH FROM TEA6415 VIDEO SWITCH SC1_AUDIO_L_IN SC1_AUDIO_R_IN SC1_AUDIO_L_OUT SC1_AUDIO_R_OUT INTO/FROM AUDIO MATRIX SC1_AUDIO_L_IN SC1_AUDIO_R_IN SC1_AUDIO_L_OUT SC1_AUDIO_R_OUT INTO/FROM AUDIO MATRIX SC2_PIN8 INTO PCF8591 SC4_PIN8 INTO PCF8591 INTO TEA6415 VIDEO SWITCH SC2_V_IN SC2_V_OUT FROM TEA6415 VIDEO SWITCH SC2_AUDIO_L_IN SC2_AUDIO_R_IN SC2_AUDIO_L_OUT SC2_AUDIO_R_OUT INTO/FROM AUDIO MATRIX SCART 4 INTO TEA6415 VIDEO SWITCH SC4_V_IN SC4_V_OUT FROM TEA6415 VIDEO SWITCH SCART 2 INTO VPC3230D SVHSfromSC2_C SC2_FB SC2_R INTO RGB SC2_G SWITCH SC2_B SC4_AUDIO_L_IN SC4_AUDIO_R_IN SC4_AUDIO_L_OUT SC4_AUDIO_R_OUT INTO/FROM AUDIO MATRIX 51 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www.com .

GRAPHICS & VIDEO IN/OUT A/V BOARD 6-layer D-SUB 15 PC_R_IN PC_G_IN PC_B_IN INTO ADC 9883 PC_AUDIO_R_IN PC_AUDIO_L_IN PC_HS INTO ADC9883 PC_VS DDC_CLK_PC INTO PW181 DDC_DATA_PC FROM TEA6415 AV1 IN/OUT DVI_RX0+ DVI_RX0DVI_RX1+ DVI_RX1DVI_RX2+ DVI_RX2DVI_RXC+ DVI_RXCAV1_V_OUT TMDS SIGNAL INTO SIL151B FOR DECODING INTO 2 PIXEL/CLK 48 BIT RGB AV1_AUDIO_L_OUT AV1_AUDIO_R_OUT FROM MSP3411G INTO PW181 S-VIDEO INTO TEA6415 AV1_V_IN AV1_AUDIO_L_IN AV1_AUDIO_R_IN INTO MSP3411G DVI SOCKET ANA_VS_DVI DDC_DATA_DVI DDC_CLK_DVI INTO SAA7118 INTO SAA7118 SVHS_Y_IN CIN 52 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www.com .pdffactory.

FB SCART2 RGB. HS. PCLK.com .FB PI5 V330 SC_FB SC_R SC_G SC_B SAA 7118 PIP 16-bit YUV PC_R_IN PC_G_IN PC_B_IN PC_HS PC_VS 24-bit RGB AD9883 DVI Input SIL151 48-bit RGB 53 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www.VIDEO & IMAGE PROCESSING VxtoSAA7118_MP SVIDEO1_C SVIDEO1_Y TXT/CC_FB TXT/CC_R TXT/CC_G TXT/CC_B ROM SAA 7118 MP 16-bit YUV 24-bit RGB PW1231 DE-INTERLACER VRGB PW181 De-interlacer FRC Scaler OSD Gamma Correction GRGB Progressive or Interlaced 24-bit dual RGB. VS. DE. Parity VxtoSAA7118_PIP SVIDEO1_C SVIDEO1_Y SCART1 RGB.pdffactory.

com .pdffactory.TELETEXT DECODING & PIN8 SWITCHING FROM VIDEO SWITCH CVBS_ for TELETEXT TELETEXT SAA5264 PHILIPS TXT/CC_FB TXT/CC_R TXT/CC_G TXT/CC_B INTO SAA7118 RGB/FB PORTS SC1 PIN8 SC2 PIN8 SC3 PIN8 SC4 PIN8 PIN 8 SWITCHING PCF8591 I2C COMMUNICATION 54 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www.

SCART 1 CVBS INPUT 2. PIP TUNER 55 Plasma TV Service Manual 24/10/2003 1. LVDS OUT 7. SCART 2 RGB FB INPUT 7. DVI INPUT 12. DVI OUT PDF created with FinePrint pdfFactory trial version http://www. SCART 4 CVBS OUT 5. BAV IN 8. FAV IN 9.pdffactory. SCART 3 CVBS INPUT 4. SCART 3 CVBS OUT 4. FRONT SVHS IN 10. SCART 4 CVBS INPUT 5.com . SCART 1 RGB FB INPUT 6. SCART 2 CVBS OUT 3. SCART 2 CVBS INPUT 3.INPUT & OUTPUTS 13 DIFFERENT INPUT & 7 OUTPUT 1. SCART 1 CVBS OUT 2. BAV OUT 6. MAIN TUNER 13. VGA INPUT 11.

15.com . CIRCUIT DIAGRAMS 17AMP02-B2 56 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www.pdffactory.

17MB05-E2 57 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www.com .pdffactory.

17PDP03-1 58 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www.pdffactory.com .

17LD05 59 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www.pdffactory.com .

17FL02 60 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www.pdffactory.com .

pdffactory.17PW02-5 61 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www.com .

com .17TK09-2 62 Plasma TV Service Manual 24/10/2003 PDF created with FinePrint pdfFactory trial version http://www.pdffactory.

Sign up to vote on this title
UsefulNot useful