This action might not be possible to undo. Are you sure you want to continue?
August 1986 Revised March 2000
DM7490A Decade and Binary Counters
The DM7490A monolithic counter contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and a three-stage binary counter for which the count cycle length is divide-by-five. The counter has a gated zero reset and also has gated setto-nine inputs for use in BCD nine’s complement applications. To use the maximum count length (decade or four-bit binary), the B input is connected to the QA output. The input count pulses are applied to input A and the outputs are as described in the appropriate Function Table. A symmetrical divide-by-ten count can be obtained from the counters by connecting the QD output to the A input and applying the input count to the B input which gives a divideby-ten square wave at output QA.
s Typical power dissipation 145 mW s Count frequency 42 MHz
Order Number DM7490AN Package Number N14A Package Description 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
© 2000 Fairchild Semiconductor Corporation
fairchildsemi.DM7490A Function Tables BCD Count Sequence (Note 1) Count QD 0 1 2 3 4 5 6 7 8 9 L L L L L L L L H H L L L L H H H H L L Outputs QC QB L L H H L L H H L L QA L H L H L H L H L H Logic Diagram BCD Bi-Quinary (5-2) (Note 2) Count QA 0 1 2 3 4 5 6 7 8 9 L L L L L H H H H H L L L L H L L L L H Outputs QD QC L L H H L L L H H L QB L H L H L L H L H L Reset/Count Function Table Reset Inputs R0(1) H H X X L L X H = HIGH Level L = LOW Level X = Don’t Care Note 1: Output QA is connected to input B for BCD count. COUNT COUNT COUNT COUNT www. Note 2: Output QD is connected to input A for bi-quinary count Outputs R9(2) X L H L X L X QD L L H QC L L L QB L L L QA L L H R0(2) H H X L X X L R9(1) L X H X L X L The J and K inputs shown without connection are for reference only and are functionally at a HIGH level.com 2 .
7V VCC = Max VI = 0.com . VI = 5.75 2 0.5V.DM7490A Absolute Maximum Ratings(Note 3) Supply Voltage Input Voltage Operating Free Air Temperature Range Storage Temperature Range 7V 5. IOH = Max VIL = Max.2 0.25 Units V V V mA mA MHz Note 4: TA = 25°C and VCC = 5V. Note 7: Not more than one output should be shorted at a time. DC Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted) Symbol VI VOH VOL II IIH Parameter Input Clamp Voltage HIGH Level Output Voltage LOW Level Output Voltage HIGH Level Input Current IIL LOW Level Input Current IOS ICC Short Circuit Output Current Supply Current Conditions VCC = Min. Recommended Operating Conditions Symbol VCC VIH VIL IOH IOL fCLK tW Supply Voltage HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Current LOW Level Output Current Clock Frequency (Note 4) Pulse Width (Note 4) tREL TA Reset Release Time (Note 4) Free Air Operating Temperature A B A B Reset 0 0 15 30 15 25 0 70 ns °C ns Parameter Min 4.5 Units V V V mA Input Current @ Max Input Voltage VCC = Max.4 1 80 40 120 −3. This permits driving the B input while maintaining full fan-out capability.2 −1. IOL = Max VIH = Min. The device should not be operated at these limits. II = −12 mA VCC = Min.4 0.fairchildsemi.5V 0°C to +70°C −65°C to +150°C Note 3: The “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed.8 −0. VIL = Max (Note 6) VCC = Max VI = 2.8 16 32 16 Nom 5 Max 5.8 −57 42 mA mA mA µA Min Typ (Note 5) Max −1. 3 www. both RO inputs grounded following momentary connection to 4. TA = 25°C. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. Note 8: ICC is measured with all outputs open.5V Note 5: All typicals are at VCC = 5V.4V VCC = Max (Note 7) VCC = Max (Note 8) A Reset B A Reset B −18 29 2.4 3.6 −4. and all other inputs grounded. Note 6: QA outputs are tested at IOL = Max plus the limit value of IIL for the B input. VIH = Min VCC = Min. The “Recommended Operating Conditions” table will define the conditions for actual device operation.
CL = 15 pF Min 32 16 16 18 48 50 16 21 32 35 32 35 30 40 40 Max Units MHz ns ns ns ns ns ns ns ns ns ns ns ns ns www.DM7490A AC Switching Characteristics at VCC = 5V and TA = 25°C Symbol fMAX tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPHL Parameter Maximum Clock Frequency Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Propagation Delay Time HIGH-to-LOW Level Output From (Input) To (Output) A to QA B to QB A to QA A to QA A to QD A to QD B to QB B to QB B to QC B to QC B to QD B to QD SET-9 to QA.fairchildsemi.com 4 . QC SET-0 Any Q RL = 400Ω. QD SET-9 to QB.
A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system.DM7490A Decade and Binary Counters Physical Dimensions inches (millimeters) unless otherwise noted 14-Lead Plastic Dual-In-Line Package (PDIP). As used herein: 1. 5 2. no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. (a) are intended for surgical implant into the body. Life support devices or systems are devices or systems which.fairchildsemi. LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION.com .com www.300 Wide Package Number N14A Fairchild does not assume any responsibility for use of any circuitry described.fairchildsemi. or (b) support or sustain life. or to affect its safety or effectiveness. www. JEDEC MS-001. 0. can be reasonably expected to result in a significant injury to the user. and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling.
com Datasheets for electronic components. .This datasheet has been downloaded from: www.DatasheetCatalog.