This action might not be possible to undo. Are you sure you want to continue?

)

Teaching Scheme Examination Scheme Lectures / Week: 3 Hrs Paper: 100 Marks ___________________________________________________________________________ Unit I: Introduction (6 Hours) Definition of control system, Open loop and Closed loop, Feedback and Feed-Forward control, The Design process (with a case study) Mathematical modeling of a physical system: Differential equations of a physical system, Laplace transforms, and concept of transfer function Block Diagram Algebra, Signal flow graph – Mason’s Gain formula Unit II: Time Domain Analysis and Design (6 Hours)

Standard test inputs, Time response of first order and second order systems, Steady state analysis: steady state error and error constants, transient response specifications. Stability analysis – Routh-Hurwitz criterion. Root Locus technique, Design of compensators using Root Locus. Unit III: Frequency Domain Analysis and Design (6 Hours)

Correlation between time and frequency response, frequency domain specifications, Nyquist plots, Bode plots – gain margin, phase margin, design of lead/lag compensators using Bode plots. Unit IV: State Variable Analysis and Design (6 Hours)

Concept of state, state variables and state model, State models for continuous time systems (SISO, MIMO) – derivation of transfer function from state models and vice versa, Solution of state equations – state transition matrix, Controllability and Observability, State feedback controller using pole placement, Observers. Unit V: Controllers (6 Hours)

PID Controllers: basic algorithm, structures, practical modifications – ISA PID control law, discrete implementation Programmable Logic Controller (PLC) – Concept, Architecture, Programming and Interfacing, Application case studies. Unit VI: Advances in Control (6 Hours)

Digital Control, SCADA, Distributed Control System, Adaptive Control – Gain Scheduling, MRAS and Self Tuning, Feedback Linearization Control, Predictive Control, Optimal Control, Robust Control. Application case studies in Motion Control, Process Control, Automotive Control, Aircraft and Missile Guidance & Control.

Text Books: 1. Nagrath I. J. and M. Gopal, “Control Systems Engineering”, 5th Ed. New Age International. 2. Norman S. Nise, “Control System Engineering”, 5th Edition, Wiley.

Reference Books: 1. Ogata Katsuhiko, “Modern Control Engineering”, 4th Edition, PHI. 2. Curtis D. Johnson, “Process Control Instrumentation Technology”, 8th Edition, PHI. 3. William S. Levine, “The Control Handbook”, CRC – IEEE Press.

4. Les Frnical, “Control System”, CENGAGE Learning, India.

DIGITAL COMMUNICATION (304182)

**Teaching Scheme Scheme Lectures / Week: 4 Hrs
**

Practical /Week: 2Hrs.

**Examination Paper: 100 Marks
**

Practical: 50 Marks

Unit I: Digital Baseband Modulation Techniques and Waveform Coding Techniques (7 Hours) Base band system, Formatting textual data, messages, characters & symbols, Formatting analog information, Sources of corruption, PCM, Uniform and Non uniform quantization, Baseband modulation, Noise consideration in PCM systems, , DPCM, DM,ADM, LPC.

Unit II: Baseband Demodulation Detection Techniques

(7 Hours)

Signals & noise, Data formats, synchronization and multiplexing, Intersymbol interference, Equalization, Detection of binary signals in presence of Gaussian noise, Matched and optimum filters.

Unit III: Random Process

(8 Hours)

Introduction, Mathematical definition of a random process, stationary processes, mean, correlation & covariance function, Ergodic processes, transmission of a random process through a LTI filter, Power spectral density, Gaussian process, noise, narrow band noise, representation of narrowband noise in terms of in phase & quadrature components, representation of narrowband noise

Unit IV: Digital Bandpass Modulation Technique

(8 Hours)

Digital band pass modulation techniques, detection of signals in Gaussian noise, coherent detection, non coherent detection, complex envelope

B Carlson. Signal space dimensionality & processing gain. Cengage learning. source coding of speech for wireless communication. List of Practicals: 1.8. Gerhard Bauch. 3. statistical characterization of multipath channels. Proakis.Unit V: Detection and Performance Analysis of Bandpass Signals (7 Hours) Error performance for binary systems. a notion of spread spectrum. Unit VI: Spread Spectrum Techniques (8 Hours) Spread spectrum techniques: Introduction. Taub Schilling. “Principles of Communication system”. “Principles of communication systems”. Generation & detection of DS-SS BPSK. Pearson Education 2.16. Verification of sampling theorem. 5. 3. 7. Masoud Salehi. .4. TMH. “Digital Communications fundamentals and Applications” Second Edition. . John G. Generation & reception of QPSK & its spectral analysis (DSO). 8. 2. 6. pseudo noise sequences. Generation & reception of BPSK & its spectral analysis (DSO). binary signaling over a Rayleigh fading channel. Simon Haykin “Communication Systems” Fourth Edition . direct sequence spread spectrum with coherent BPSK. A. Study of DM & ADM systems. adaptive antenna arrays for wireless communication Text Books: 1. Generation & reception of FSK & its spectral analysis (DSO). wireless communication. TDMA & CDMA wireless communication systems. 4. radio link analysis. Fourth Edition. “Contemporary Communication System using MATLAB”. Simulation of any digital communication system using COMPSIM/MATLAB . Study of PCM with uniform & nonuniform quantization. symbol error performance for Mary systems for M= 2. satellite communication. John Wiley& sons Reference Books: 1. frequency hop spread spectrum Multiuser radio communication: Multi access techniques. 2. TMH. SNR measurement for PCM system with uniform quantization. Third Edition. ® 10. probability of error. Detection of digital baseband signal using matched filter in the presence of noise 9. Bernard Sklar. M-ary signaling & performance. Spectral analysis of line codes.

elements of reliability. Examination Scheme Paper: 100 Marks Termwork:50 Marks Unit I: Network Functions & Fundamentals of Network Synthesis (5 Hours) Network functions. Evaluation of transfer function for Chebyshev filters from pole zero plots. Effect of poles and zeros on the system function. Positive real function testing. Hurwitz’s polynomial.NETWORK SYNTHESIS AND FILTER DESIGN (304183) Teaching Scheme Lectures / Week: 3 Hrs Practical /Week: 2Hrs. frequency scaling and Impedance scaling. Unit III: Synthesis of Transfer Functions (6 Hours) Properties of transfer function. Normalized low pass filters. Butterworth and Chebyshev approximation. RL and LC driving point functions and their synthesis in Foster and Cauer forms. zeros of transmission. Unit IV: Passive Filter Design (7 Hours) Introduction to various approximation techniques. Frequency transformation to high pass. Synthesis of open circuit transfer function (Ladder development). synthesis of Y21 and Z21 with 1ohm termination. Synthesis of voltage transfer functions using constant resistance networks. properties of all types of network functions. causality and stability. elementary synthesis procedures. network synthesis problems. Synthesis of RLC driving point functions in terms of partial fraction and continued fractions for simple driving point functions. derivation of normalized low pass filter transfer function upto 3rd order by Butterworth approximation from basic principles. Unit II: Synthesis of One Port Networks (6 Hours) Properties of RC. . band pass and band stop forms. Synthesis of above mentioned filters with 1ohm termination.

Wai-Kai Chen . common mode signals. Gyrator and GIC. Effect of Op-amp frequency characteristics on filter performance and other op-amp characteristics like Dynamic range. Text Books: 1. noise. Lawrence Huelsman. Gain sensitivity. List of Practicals: ® (Minimum 3 practicals to be performed using software like MultiSim ) 1. Multi-element deviation.Unit V: Active Filter Design (6 Hours) Factored forms of the functions. theory and implementations”. To find gain of biquad op amp circuit & study sensitivity of gain against the different components. Unit VI : Sensitivity and Performance Parameters (6 Hours) Definition of sensitivities. Substitution of passive elements by FDNR. To carry out synthesis of one port LC network into any of the Canonical forms and verify practically. Sensitivity analysis of the above circuits with respect to parameters like Q. choice of the circuit and component types. Factors affecting gain sensitivity. 8. “Network Analysis and Synthesis”. 2. Gobind Daryanani. Sallen Key low pass circuits. 5. Biquad topologies: positive and negative feedback topology. 6. find all network functions and sketch plot poles and zeros. 7. offset voltage and currents. Design a Butterworth low/high pass filter Sallen Key circuit and verify (at least 2nd order). Design a Chebyshev low/high pass filter Sallen Key circuit and verify (at least 2nd order). slew rate. Reference Books: 1. For two port LC network. To synthesize given transfer function into constant resistance network (Bridge T or Lattice) and verify practically. “Active and Passive Analog Filter Design”.E. cascade approach. Wiley International. Design build and test a simple audio equalizer using filter concepts. 2. RC to CR transformations for high pass filter design of Sallen Key band pass circuit. Wiley international. To study effect of op amp characteristics on filter performance and compensation techniques for the same at least one parameter to be studied practically. “Principles of Active Network Synthesis and Design”. Contribution of the approximation functions. Van Valkenberg. ωo and component values. OP-AMP frequency characteristics and compensation techniques. McGraw-Hill Inc. 3. M. . Franklin Kuo. Harcourt Brace Jovanovich College Publishers. 4. “Passive and Active Filters. Wiley international 3. coefficient matching techniques for obtaining element values. “Analog Filter Design”. 2.

Interfacing ADC. Architecture of a Microcontroller. I2C bus standard. RTC with 8051/89C51 using I2C bus. Programming PIC in C .MICROCONTROLLERS AND APPLICATIONS (304184) Teaching Scheme Lectures / Week: 3 Hrs Practical /Week: 2 Hrs. RS 485. Serial communication. Emulator. Counters and Timers. Internal and external memories. MCS-51 Instruction set. In-circuit Emulator (ICE). Unit IV: Serial and Parallel Port Interfacing (8 Hours) RS 232. Microcontroller Application Development toolsSimulator. Port Structure and Interrupts. Examination Scheme Paper: 100 Marks Practical: 50 Marks Unit I: Introduction to Microcontrollers (3 Hours) Microprocessors and Microcontrollers. Logic Analyzer. Pin description. SPI bus. Stepper motor. DAC. Cross assembler. Unit III: MCS-51 Addressing modes and Instructions (7 Hours) 8051 Addressing modes. ADC. Unit V: PIC Microcontroller (6 Hours) Introduction to PIC architecture 18FXX series. timing diagrams for memory interfacing. Harvard and Von Neumann Architectures. LCD and keypad (consider debounce). Microcontroller resources. DAC. CISC and RISC Processors. memory. ISP. Stack and Stack Pointer. Unit II: 8051 Architecture (6 Hours) MCS-51 architecture. Family members. Embedded C. Resources in Advanced and Next Generation Microcontrollers. Interfacing 8051/89C51 to LED with and without interrupt.

2. TCP-IP based application. 3. 10. 2nd edition. Cengage Learning. Muhammas Mazidi. Ajay Deshmukh. ‘Microcontrollers Theory and Applications’. 2. 3. Kenneth J. 3. 6. TATA McGraw Hill. 2. 5. List of Practicals: 1. Text Books: 1. ‘The 8051 Microcontroller and Embedded Systems using Assembly and C’.General Data Acquisition system. Ayala. 9. Programming of 8051on simulator (simple programs) Programming of 8051on simulator (complex programs) LED interfacing with 8951 using timer with interrupt LCD and keypad interfacing with 8951 using assembly and C in 4 bit and 8 bit mode ADC interfacing using I2C bus with 8951/PIC 18FXX DAC interfacing using I2C bus with 8951/PIC 18FXX Stepper motor interfacing with 8951/PIC 18FXX Serial communication using RS 232 using serial port of 8951 with and without interrupt Case Study – I* Case Study – II* * Any two designs specified in Unit 6 should be implemented and tested using any microcontroller . 4. ‘The 8051 Microcontroller’. 8.Unit VI: System Design (6 Hours) Case Study. ‘Programming and customizing the 8051 microcontroller’.system design using 8051/89C51/PIC microcontrollers . Pearson Education. ‘Embedded Systems and Robots. Pearson Education. Janice Mazidi and Rolin McKinlay. Subrata Ghoshal. 7. Reference Books: 1. Robot development. Mazidi. Cengage Learning. Myke Predko. TATA McGraw Hill. ‘PIC Microcontroller and Embedded Systems using Assembly and C for PIC18’.Projects using the 8051 Microcontroller’. Rolin McKinlay and Danny Causey.

. System Stability and Z-Transform. advantages of DSP over analog processing. Sampling theorem. unit impulse response. DIF. DIT. causal LTIDT system stability. Connection between DTFT and Z-Transform. Definition. IIR design by impulse invariance method. time domain equivalence method. DFT . total response of DT system. Direct form I & II. Unit III: DT System Analysis Using Z.Transform (8 Hours) Need of Z – transform. Unit II: Fourier Analysis of DT System (6 Hours) DTFS & DTFT. . Recursive solution of difference equation. FIR design Linear phase conditions. structures for the realization of LTIDT systems. system response to external input. aliasing. convolution sum. FFT. Time domain equivalence criterion. Systems with Finite Duration and Infinite Duration Impulse response. frequency sampling method. zero input response. Time Domain Analysis of DT System: Difference equations. computation of DTFT. Unit IV: Digital Filters (8 Hours) Realization of digital filter. Inverse. properties of DFT. practical sampling. classification of system using pole zero plot. Causality & its implications. Z-Transform solution of difference equations. Power & Energy density of periodic and aperiodic signals.DIGITAL SIGNAL PROCESSING (304185) Teaching Scheme Lectures/Week: 4 Hrs Practicals/Week: 2Hrs Examination Scheme Paper: 100 Marks Oral: 50 Marks ________________________________________________________________________ Unit I: Characterization of LTIDT System (8 Hours) Basic elements of DSP system. bilinear transformation. properties.

B. Emmanuel C. Mitra.K. Acquisition of High quality data. 4. General Architecture of DSPs. Unit VI: DSP Hardware Platform (8 Hours) Introduction. “Digital Signal Processor”. Lathi. TEXAS DSP Manual.W. Oxford University Press. “Digital Signal Processors”. Pearson Prentice Hall. “Digital Signal Processing Computer Based Approach”. Avtar Singh.G.Venkataramani. “Digital Signal Processing”. 5. Case Study of TMS320C67XX. Text Books: 1. S.Jervis. 2. Speech processing. “Signal Processing and Linear Systems”.Proakis. D. . Ifeachor . 2. Decimation. M. Multirate narroband digital filtering . Difference between Microprocessor and DSPs. TMH. Bhaskar.Unit V: Multirate Sampling (8 Hours) Introduction. Interpolation. B. 3. Interpolation and Decimation implementation . John G.P. Hi resolution narrow band spectral analysis.Manolakis. polyphase implementation of filter. Academic Press. Reference Books: 1. Architecture programming & applications. Cengage Learning. TMH. B. “Digital Signal Processing”. Applications: DAC in compact Hi-Fi Systems. Convolution Sum. sampling rate conversion.

5. To find DTFS for periodic and DTFT for non periodic signal. To Design FIR filter using frequency sampling method. 9. 13. 4. To implement any two of the following applications using DSPs. To find and plot the frequency response for the rectangular and Hamming window. 3. out of following 15 practicals including at least two practicals on filters. To perform convolution using overlap and add method. 10. To find the response of DT system using convolution. . 8. 1. To find DFT of DT signal. 15. 12. To solve the difference equation and find the system response using Z transform. To find Z and inverse Z transform and draw sketch pole zero plot of Z-domain transfer function. 11. i) Convolution Sum ii ) Speech processing iii) Interpolation and Decimation . 14. 2. To find the stability of DT system using the concept of convolution. To find total response of DT system described by the difference equation. To find the impulse invariance IIR digital filter to realize the first order analog Butterworth filter. To study interpolation and decimation. 7. 6.® List of Practicals: Software platform: C++/MATLAB Minimum 12 practical. To study sampling theorem and aliasing. To design IIR filter for first order analog Butterworth approximation using bilinear transformation. one on multirate sampling and one on DSP Hardware Platform.

ELECTRONIC DESIGN PRACTICE (304186) Teaching Scheme Lectures / Week: 1 Hrs Practical /Week: 2Hrs Examination Scheme Oral: 50 Marks 1) Design of Linear Regulated Power Supply: Assignment of Linear Power Supplies for Laboratory use should be selected from any one type given below: 1) Dual Tracking. Thermal considerations. LSI Devices like Multiplexers. ROM’s. List of digital IC’s with their Logic Family Specifications and Features. Scope of Design:a) b) c) d) e) f) g) h) i) j) k) l) m) Design of Transformer. ASM technique includes: . . Proper selection of Rectifier and its appropriate rating. Enclosure Design. b) State Table and State Diagram. MCB. Filter Design and Proper selection of Filter component with rating. 2) Multiple Outputs CV-CC Modes.Justified Algorithm and ASM Chart. Justified selection of digital circuit for each block. Representation using Simplified Block diagram. Over Current. Justified selection and Design of Regulator Circuit. Fuses. Design using PAL/PLA. PLD’s d) e) f) g) h) Fuse Map generation techniques. Current boosting using external pass/parallel transistor.Moore and Mealy Machines. Scope of Design:a) Selection of State Machines: . Performance Analysis. c) Implementation of Combinational Logic Design in State Machine using MSI. Assignment should be based upon real life problems like Traffic Light Control. 2) FSM / ASM Based Digital Design. Lift Control etc. Over voltage.Heat Sink calculations. Thermal Protection. Input Power considerations and Protection circuit like EMI Filters. Vending Machine. Indication of V. I and mode of operation on Panel by Meter or Display. Over current/ Short-circuit. Indicators for Over Voltage. Component List in the form of Bill of Material. Elevator Control. Decoders.

Equalization Design of front end High Input Impedance stage. Balanced Mixer. Assignment should be based on Specific Industrial Application. Hum & Noise. Justified selection of IC’s or Transistors. Design of source signal conditioning. Relay. Error-Amplifier as and when required. Considerations of short circuit protection. Pre driver and appropriate Power Amplifier Configuration Design Special Features like Volume Control & Tone Control Design. 4) Audio Amplifier System Design. Fiber Optic Link. Indication of Parameters using Analog Meter. Scope of Design:a) b) c) d) e) f) g) a) h) b) c) i) Selection of appropriate Signal Sensing Schemes. RS 485. F to V. Selection of required Power Supply for the system. Facility to support Battery operation. Assignment should be based on at least three source signals with all possible features considering the latest Audio Amplifier Systems. Considerations of Performance Parameters like Distortion. Tape-head Auxiliary Input. Programmable Gain Amplifier. Selection of suitable A to D Converter. Alphanumeric DPM (Use Simple scheme and one type of indication only). Consideration of SOA. Log-Amplifier. Component List in the form of Bill of Material. PLL. Multiplier/Divider. Signal conditioning may consists of V to F. Speaker Load resistance (Maximum 100 Ohm) and Number of Graphic Equalizer Bands (Maximum 7 bands).3) Data Acquisition System. Performance Analysis. Output Interfacing such as V/I. Chopper Amplifier etc. . LED/LCD Display. Selection of Micro-controller with appropriate Interfacing circuit. Sound Level Indication by Bar Graph Display. Scope of Design: a) b) c) d) e) f) g) h) i) j) k) l) m) n) Sources of signals like Microphone. Enclosure Design. Design of signal conditioning circuits. It should be specified with Power Output (Maximum 100 watt). It should have at least Two Channel inputs. CD. Component List in the form of Bill of Material. System should include circuits such as RMS to DC Converter.

Jaico Book.8052.com (use free power supply design tool from National Semiconductor website and design a multi output voltage SMPS using this tool). Motorola Power Transistors & Thyristors data hand book. Winkel. Roth Jr. 3) www. (PHI). “Linear interface and applications circuit design” CEDT References.com 6) www.” Texas instruments.com . “Power Supply Design”. Franklin P.ti. “Micro controller system design”.8051_hw.Sonde. “Analog Signal Processing”.Sonde.com 2) www. “System Design Using Integrated circuits”. National Semiconductor regulator design manual.com/products 5) www. “Design with Operational amplifiers and analog Integrated circuits”. Palls-Areny.microchip. David E. Reference Books: 1) 2) 3) 4) 5) 6) 7) 8) 9) 10) 11) 12) 13) Paul Horowitz. Alldatasheets.S. Hill and Peterson. B. “Operational amplifiers” Sergio Franco. Prosser. “Introduction to digital design”. “Linear / Switch mode power supplies”. Web References: 1) www. Analog Devices Data Manual. “Art of Electronics”. “Fundamentals of Logic design”.S.References: Data and Application Manuals and Application Notes from: 1) 2) 3) 4) 5) 6) 7) 8) 9) 10) 11) 12) 13) RS Component Catalog. Motorola.com 7) www. Gotlib.com 4) www. national. “The art of digital design”.” Intel Peripheral Manual. “Digital System Design”.. Philips Audio Data Manual. B. Charles H. “PIC 16XX data book. “ATMEL micro controller data book. Tubay Grame & Huelsmann (student Edition-Burr Brown).atmel. “Power Supplies”. BEL Transistor Manual Tower’s Data Manual. Fourth Edition. Fletcher. (3rd editionTMH). Handbook on Sound Engineering. Peatman.

Known good convolution codes.Solomon codes & Decoder. . Unit III: Convolution Codes and Coding methods (8 Hours) Introduction to convolution codes. DCT . Shanon Fano . LZ-77. Source coding theorem. . Ungerboeck’s TCM design rules. Distance Notation The generating functions. Examination Scheme Paper: 100 Marks Practical: 50 Marks Unit I: Information Theory and Source Coding (7 Hours) Introduction. Introduction to BCH codes. Vterbi decoding of convolution codes. Data compression: Introduction to data compressions Introduction to Cryptography: DES. LZW Data compaction. Error Coding Techniques :Fire Code. Adaptive coding . Error Probability of : LBC. multiplication rules. Minimal polynomials. Circuit Implementation . Generator polynomials in terms of Minimal polynomials. Reed. Cyclic. CRC (Except Error probability ) . distance notions for convolution codes. Overview of Encryption Techniques. Differential entropy and mutual information for continuous ensembles Unit II: Channel Coding (6 Hours) Information. Decoding . Performance of all codes. Channel coding theorem. Golay Code. Turbo codes. Data compression : JPEG . Capacity theorem. LZ-78 Discrete Memory less channels. AES Algorithm. Mutual information. Huffman . Mapping by set partitioning. Uncertainty. Field .& Decoder. TCM decoder. Information capacity of colored noise channel. Polynomial description of convolution codes.Perfect Code . Some examples of BCH codes. Implication of the information capacity theorem. channel capacity. GF addition . Performance bounds. Introduction to Wavelet Error Control Coding: (Linear Coding ) Error Coding Introduction . RSA algorithm. Hamming codes. Distance bounds for convolution codes. Information and Entropy. Vector . Introduction to TCM. Implementation of Reed Solomon encoders and decoders. FEC and ARQ systems . Arithmetic . Primitive elements.& Computation of Dfree. Unit IV: Application of Information Theory (8 Hours) Group . Matrix description of convolution codes. RLE . Concept of coded modulation. Tree codes and trellis codes. decoding.SIGNAL CODING AND ESTIMATION THEORY (304187) Teaching Scheme Lectures / Week: 4 Hrs Practical /Week : 2Hrs.

M.” Communication Systems” . Proakis. Recursive LS. estimator-correlator etc). Vol. “Digital Communication Receivers Synchronization .” Introduction to Data Compression” . 5. 2. “Fundamentals of Statistical Signal Processing: Detection Theory”. Ranjan Bose. Fechtel. etc Kalman filtering (sequential Bayes) Unit VI: Detection Theory (7 Hours) Likelihood Ratio testing. 4. “Information Theory coding and Cryptography” . “Data Compression”.Pearson Education: 2nd Edition. Simon Haykin . “Digital Communication-Fundamentals & Application” . Khalid Sayood . Multiple hypothesis tests Neyman-Pearson detectors (matched filter. MGH International: 4th Edition. etc) Cramer-Rao lower bound (CRLB) Minimum variance unbiased estimation. Springer 2. Morgan Kaufmann Publishers Reference Books: 1. J. Heinrich Mery.TMH. Stefan A. 3E 2. 1. Channel Estimation and Signal Processing” . Marc Moeneclary. Generalized likelihood ratio tests (GLRTs) Applications Text Books: 1. best linear unbiased estimation Bayesian inference & Least Squares Estimation Basic ideas. Bernard Sklar. “Digital Communication”. S. Minimax detectors. Wiley Publication 6. David Soloman . . alternating max.Unit V: Estimation Theory (8 Hours) Maximum Likelihood estimation (MLE): exact and approximate methods (EM. Kay. G. Bayes detectors. 3. adaptive techniques.

8) Case Study of : Digital Video Broadcasting or Digital Phase Lock Loop or RS Coding & Decoding . b) Error free channel c) Binary symmetric channel d) Noisy channel 2) Implementation of algorithm for generation and evaluation of variable length source coding using a) Shannon – Fano coding b) Huffman Coding c) Decoder for any one of the above 3) Implementation of algorithms for generating and decoding linear block codes. 7) Implementation of algorithms for decoding of BCH algorithm.List of Practicals : 1) Implementation of algorithms for determination of various entropies and mutual information of a given channel. 4) Implementation of algorithms for (7. Test various types of channel such as a) Noise free channel.4) generating and decoding of cyclic code 5) Implementation of algorithms for generating convolution codes using a) Code Tree b) Code Trellis 6) Implementation of algorithms for decoding convolution codes using Viterbi’s algorithm.

least recently used. threads. S. interpreter. simple assembly scheme. working set PR. Assembler: Assembly language programming. OS involvement with paging. Virtual memory. Software tools for program development. inter process communication. second chance PR. other aspects Unit V: Memory management (6 Hours) Basics of memory management. Data structures for language processing: Search data structure. user interfaces. pass structure of assembler. Process and threads and Deadlocks (6 Hours) Evolution of O. WS clock PR. introduction to deadlock. Language processor development tools. Segmentation . advanced macro facilities. OS structure Processes. Examination Scheme Paper: 100 Marks Term work: 50 Marks Unit I: Basics of system programming (6 Hours) Language processors: Language processing activities. Machine Independent macro processor features. Design issues for Paging systems. prevention. Design of absolute loaders direct linking loader. Function. central loaders scheme Absolute loaders. memory allocation. Dynamic linking loader. various OS. Swapping. programming environment. Unit III: Linkers and Loaders and Software tools (6 Hours) Basic loaders functions. Design of macro preprocessor. debug monitor. Scanning and parsing. Allocation data structures. avoidance. OS concepts. compilation of expression. clock PR. ostrich algorithm. IPC problems. editors. Nested macro calls. compilation of expressions. Page replacement algorithm. Basic compliers function. Implantation of MS DOS linker. Phases of compilation. Fundamentals of language processing. Fundamentals of language specification. Direct linking loader. Compliers and Interpreters (6 Hours) Macro definition and call. page fault handling. FIFO. deadlock detection and recovery. code of optimization. compilation of control structures. Unit IV: Introduction to Operating System. design of two pass assembler Unit II: Macro processor. Subroutine linkers. relocation Loader. scheduling Resources. macro expansion.SYSTEM PROGRAMMING AND OPERATING SYSTEMS (304188) Teaching Scheme Lectures / Week: 3 Hrs Practical /Week: 2Hrs.

Unix Text Books: 1. implementing files. principles of I/O hardware. Identifier Table 2.Uniform Symbol Table 1. 7. Involving equal to E) P arithmetic operators (+. Galvin P. Second Edition. directories. FIFO 2. List of Practicals 1. disc space management. “Systems Programming and Operating System”. shared files. J. I/O software layers. Dhamdhare. 6. network terminal. . 3. File system (6 Hours) Review of computer hardware. 3. “Operating System Concepts”. principles of I/O software. 8. John Wiley.B. Win98. M. UNIX/LINUX/WIN 2000 B. McGraw Hill. clocks.Symbol Table 4. power management Files. disks. examples of file system: CDROM. Tanenbaum. Beck. 9. “Modern Operating Systems”. b To implement simple arithmetic operation using Lexical analyzer and compiler using LEX and YACC Design of PASS I of two pass assembler for a subset of 8086 Design of a MACRO PASS-I Design of a MACRO PASS-II Implement Job scheduling algorithms: 1. Reference Books: 1. graphical user interface. “System Software. Donovan.Unit VI: Input and Output. Device drivers 2. 5. file system and implementation.-) Expected O/P to Create: 1. 4. J. FIFO 2. MSDOS. Shortest Path First 3. 2. Round Robin Bankers Algorithm for deadlock detection and avoidance Implementation page replacement algorithm : 1. a Write C Program to implement Lexical Analyzer for simple arithmetic operation. D. “Systems Programming”. Leland L. LRO Write an interactive shell program on UNIX / LINUX Case Study: A. PHI.” Pearson Editions. file system layout. Gagne G. Siberschatz A.Literal Table 3. Andrew S. 2. implementing directories. TMH.

microinstructions with next address field. Hardwired Control: Design methods – State table and classical method. Floating point arithmetic. Interface circuits. Standard I/O Interfaces: PCI. The Memory System: Memory Hierarchy. micro. branch instruction. Von Neumann Architecture. exceptions. handling multiple requests. Instructions and Instruction Sequencing. Arithmetic: Multiplication of positive numbers. Multi-bus Organization. Functional Units. emulation. Floating point Numbers and Operations. IEEE standards. wide branch addressing. Virtual Memories . Unit II: The Central Processing Unit (7 Hours) Basic Processing Unit: Single Bus Organization. Controlling devices. Addressing Modes. SCSI. Register Organization. Performance. Processor organization. perfecting microinstructions. Internal organization of memory chips. Bus Structure. Interrupts: Interrupt Hardware. Basic Operational Concepts. USB. enabling and disabling interrupts. Fast multiplication. Signed Operand Multiplication.program sequencing. Performing an arithmetic or logic operation. Unit III: Input-Output and Memory Organization (7 Hours) I/O Organization: Accessing I/O devices. Booths Algorithm. Performance Considerations. Register Transfer.COMPUTER ORGANIZATION AND ARCHITECTURE (304189) Teaching Scheme: Lectures: 4 hrs / week Examination Scheme : Theory: 100 Marks Unit I: Computer Architecture and Arithmetic (7 Hours) Computer Architecture. Cache memory. A complete Processor. Micro-programmed Control: Microinstructions. Integer Division. Execution of complete instruction. Fetching and storing word from/to memory.

John Uffenbeck. 5th edition. Multitasking. programming model of 80386: real mode. Hays. The structure of general purpose multiprocessor. 2nd Edition. Hamacher. V. Reference Books: 1. J. Interrupts. Revised 2nd Edition. 2002. Stallings William. 2006. “Microcomputer Systems: The 8086/88 Family”. Programming & Interfacing”.Unit IV: Introduction to 16 bit microprocessor (7 Hours) The 8086 microprocessor. Douglas Hall. Pin Description. 8086 Assembly language programming. interrupt structure. addressing modes. programming model of 8086. S. Closely and loosely coupled multiprocessors systems. Advanced RISC Machines (ARM): Introduction to RISC. Turley. classification. RISC architecture and pipelining. Text Books: 1. Gibson. “The 8086/88 Family: Design. Instruction execution. Instruction set. paging and segmentation. Features and Architecture. Zvonko. McGraw Hill. architecture of 8086. logical to physical addressing. “Computer Organization”. 3. pin diagram. RISC Vs CISC. Functional Description. 4. McGraw Hill. C. PHI. PHI. 2nd Edition. “Advanced Programming of 80386”. 1990 ISBN 0 – 02 –946297 – 5 3. 1988 ISBN 0 – 07 – 100479 – 3 2. “Microprocessors & Interfacing”.2005 . Zaky. 2nd Ed. Multiple Processor Organizations. Exceptions and I/O Unit VI: Parallel Architectures and ARM (7 Hours) Parallel architectures. “Computer Organization and Architecture: Principles of structure and function”. characteristics. protected mode and virtual mode. Instruction level pipelining and Superscalar Processors. “Computer Architecture and Organization”. McGraw-Hill. Maxwell Macmillan Editions. 2. Unit V: Introduction to 32 bit microprocessor (7 Hours) The 80386 microprocessor. Liu. Register Set.

Economic framework. as business IS view. efficiency and cost-minimization for peer group competitiveness.INDUSTRIAL MANAGEMENT (304190) Teaching Scheme Examination Scheme Lectures/Week: 4 Hrs Marks Practical/Week: 2 Hrs Marks Paper: 100 Practical: 50 _____________________________________________________________________ Unit I: Current Industrial Management Practices (6 Hours) The basics of management theory and practices. Globalization perspective. and content. Examples of information economy based business models. Elements of Convergence Technology (CT). Inadequacy of TQM and reengineering techniques.. Impact of CT on incumbent industry models with risk of competitive failures. Need for future development in QIS and its organizational and social implications-Complexity Advantage. i. . Surveys. consumer electronics. software and telecommunications industry. e. Quality concepts. internetworked open system view of business as potential source of information. and need to go beyond TQM and Reengineering: (6 Hours) Mobility as value networking (creating) across the enterprise and inter-enterprise wide supply chains. Example(s) of business failures in case of non-application of CT driven business models. Examples of global business failures. productivity. Impact of CT on electronics. Examples. Issues in implementation. Development of CT driven innovative. phases in quality management. internetworked business models. Unit III: Impact of CT by way of formulation of innovative. Unit II : Rise of Convergence Technology and its implication for technology industry and for incumbent industry models with risk of competitive failure from rise of upstart businesses (6 Hours) Convergence of computing telecommunications.

Richardson and Alexander L. Text Books: 1. Shift from task based business model to process-based business model.Introduction to Information Integrity (I*I) index. shared information. Presentation of systems view of I*I Technology Development System. Model Formulation. Graphical representation of cost-benefit analysis of I*I for obtaining optimum I*I for minimizing I*I risk in business information decision and achieve competitive advantage. Usefulness (Relevance). George P. Davis and Margrethe H.making to informationorigination based endogenous (dynamic) decision-making for business opportunities. Dhanpatrai publications Ltd. Rastogi. how usable is information. Implications of uncertainty in IS view System failure from Complex Errors. 3. and integrity (index of correctness and exactness of information). and its descriptive application to an illustrative problem using System Dynamics methodology. Attributes of Information integrity. Unit VI: Information Integrity Technology Development System (6 Hours) Information as a composite good of interrelated attributes namely. Problem Identification and its System Conceptualization. Information Integrity Risk (I*I Risk). 2. Systems view of business process IS view and its integrity requirements. “Industrial Engineering and Management”. Need for Information Evaluation . Study of System Dynamics Modeling software – STELLA (its educational version). Pugh III. "Management Information Systems". Mc-Graw-Hill International Editions. Khanna. I*I measurement – a definitional treatment. Dinesh Seth and Subhash C. “Global Management Solutions”. "Introduction to System Dynamics Modeling". Olson. Introduction to the Computer Simulation Language. USA. B. Defining of information topology. Shift from decision-making based on minimal (computing) information to dynamic decision-making based on maximal. Complex Real World Problems. . O. Policy Analysis and Recommendation.Unit IV: Conceptual Foundations – Designing business IS view for complex and changing markets (6 Hours) Shift from material and energy processing based exogenous business decision. Second Edition. Cengage Learning. Description of maximal information for competitive advantage. System Dynamics Series. New Delhi. Shift from Collective to Individual Design Decision leading to IS view of an engineering system/ an organization/ a firm/ a company/ a business. PEGASUS Communic1tions. Model Testing and Further Development. 4. P. Descriptive development of application of information envelope on information topology to generate flexible business information decision. Unit V: Introduction to System Dynamics Modeling and Computer Simulation Language Tool for I*I Technology Development (6 Hours) System Dynamics Approach for Large. Definitional statement of Information Integrity Technology as a new market opportunity space.

Inc.Web Reference: www. London. V. Rajaraman. and V. Mandkc. 3. Michael Hammer. Editors. Profile Books. USA.org. Don Tapscott.. “Digital Economy”.ciir. “Beyond Reengineering”. 2.in Reference Books: 1. McGraw-Hill. "Information Integrity: Issues and Approaches". . V.

Radiation Mechanism. gain. Space link geometry. antenna polarization. far field radiation. effective length.WAVE THEORY AND ANTENNA (304191) Teaching Scheme Lectures / Week: 3Hrs Practical /Week: 2Hrs. antenna radiation efficiency. radiation power density. input impedance. Unit II: Wave propagation: (5 Hours) Fundamental equations for free space propagation. Multi-hop propagation. Virtual height. Structure of atmosphere. binomial and dolph chebyshev array. Electromagnetic Power and Poynting vector. F. half power beam width. antenna efficiency. N-element array: Uniform spacing. Ionospheric abnormalities. directivity. Wave Equation. circular & Elliptical polarization. small dipole. dielectric. Examination Scheme Paper: 100 Marks Practical: 50 Marks Unit I: Electro Magnetic Waves: (6 Hours) Maxwell Equations in phasor form. Polarization: Linear. Antenna Arrays: Two element array. Reflection of plane waves. J. array factor. sky & space wave propagations. Electric and magnetic fields electric and magnetic current sources. radiation intensity. bandwidth. pattern multiplication N-element linear array. conducting medium. and finite length dipole half wave length dipole. Types of Antenna. small circular loop antenna. effective area. unpolarized wave. Uniform Plane wave in Homogeneous. . M. Ground. free space. solution of inhomogeneous vector potential wave equation. broad side and end-fire array. Radiation Integrals: Vector potentials A. oblique incidence. uniform amplitude and spacing. reciprocity. Normal incidence. MUF. Unit III: Antenna fundamentals: (5 Hours) Introduction. Antenna Terminology: Radiation pattern. Unit IV: Wire Antennas and Antenna Arrays: (8 Hours) Analysis of Linear and Loop antennas: Infinitesimal dipole. Characteristics of ionized regions. Skip distance. non uniform amplitude. Effects of earth’s magnetic field.

radiation pattern. Prentice Hall India. Balman. Rhombic antenna. HF antennas: Resonant & non-resonant antennas. “Antennas”. construction. Effects of ground & antenna height. C. Medium frequency antennas: Tower radiation. Loop antenna. Biconical.G. specifications. Electrically short antennas. D. Beam width for the following antennas (Any Five) 1. 4. Horn. specifications. 2. Unit VI: VHF to SHF Antennas: (6 Hours) Structural details. dimensions. J. 3. Antennas with parabolic reflectors. Text Books: 1. “Antenna Theory . Reference Books: 1. Ferrite rod antenna. John Wiley. 5. Harmonic antenna. Microstrip. Beverage antenna. features and applications of following antennas: Hertz & Marconi antennas. Super turnstile & Lens antennas. Turnstile. dimensions. Gain.Analysis and Design". Impedance. Balanis. New Delhi. Helical. Slot. feed. Return Loss. K. TW antennas. Yagi-Uda. E. Jordon and E. D. radiation pattern. Satya Prakashan.Unit V: LF to HF Antennas: (6 Hours) Structural details. Mc Graw Hill. List of Practicals: Group A To Measure Radiation pattern. Whip antenna. Dipole antenna Folded Dipole Yagi-Uda Horn Parabolic Reflector Micro strip Antennas . Electro-magnetic Waves and Radiation Systems. V. ground system. Kraus.C. 6.Antenna. 2. “Antenna & Wave Propagation”.A. Prasad. 2. features and applications of following antennas: Folded dipole.

NEC. . 3. IE3D etc. 2.Group B Plot Standing Wave pattern and Measure SWR for open. Broad side linear array with uniform spacing and amplitude End fire linear array with uniform spacing and amplitude Binomial array Dolph-Tchebyshev Any three of above experiments to be carried out by using any student trial version EM simulation software such as CAD-FEKO. short and matched termination Group C MATLAB Simulation of following antenna arrays (Plotting radiation pattern) 1. 4.

cadfeko and programming languages like c. 2. (xii) Preparing Bill of components and materials. Maximum Group Size: Minimum 2 and maximum 3 students can form a group for the mini project. • At an institute level.MINI PROJECT AND SEMINAR (304192) Teaching Scheme Examination Scheme Practical: 2 Hrs/Week Oral: 50 Marks ____________________________________________________________________________ 1. (v) Comparison with the paper design to identify the discrepancies. Justification of the same must be given. (vi) Verified circuit should be assembled and tested on breadboard or general purpose board. • Specifications of system i/p and desired o/p. Execution steps for Mini Projects: (i) Complete Paper work Design using datasheets specifying : • Selection criteria of the components to be used. (viii) Art work / layout of the circuit using standard layout tools. indicators. • Module based hardware design. knobs. (xi) Final testing of the circuit using the earlier defined test points. • Theme based projects can be practiced at an institute level. (xiii) Drawing entire circuit diagram ( component level). labview. c ++ and VHDL must be promoted. projects must preferably justify all the domains like Signal processing. Buttons. 3. pspice. if possible or an appropriate part of the circuit can be simulated) (iii) Algorithm and the flow chart of the software part must be defined. (ix) Assembling and testing of circuit on final PCB. • Test points at various stages in various modules (ii) The circuit should be simulated using any of the standard simulation software available ( either complete circuit to be simulated . Telecommunication engineering etc. Project Type: The selected mini project must be based on development of a prototype electronic system/product mandatorily having a hardware component with supporting software. (iv) Result verification for hardware and testing the algorithms. outlining various blocks indicating test points. meters. displays etc. (x) Design and fabrication of suitable enclosure and outside fittings such as switches. (vii) Simulation results and/or the snapshots indicating the current and voltage readings or detailing the test point results at various stages must be preserved and included in the project report. inputs and outputs at various stages on A3 graph sheet . 4. if any. • Software projects must be tested and analysed with all the possible inputs and must take software engineering principals into consideration. Guidelines for Mini Project : • Projects enhancing the programming skills of the students and making use of softwares like Matlab.

(Three students per group) Each group shall be given time of 20 mins for presentation and 5 mins for question answer session. The seminar shall consist of the Literature Survey. Applications. . depth of understanding. Future Scope and Individual Contribution.5. Market survey. Seminar Assessment shall be based on Innovative Idea. A certified copy of seminar/ project report shall be required to be presented to external examiner at the time of final examination. Basic project work and Applications of Mini project. Presentation skill. Maximum three students can deliver a seminar on one topic. Guidelines for the Seminar : • • • • • • Seminar is based on the Mini Project topic.

Peak Detection b) Capture transients c) FFT analysis d) Various MATH operations 3) Study of True RMS meter Measure RMS . study of its different modes of measurement & different techniques for High frequency measurement Measurement of various parameters such as frequency. Peak . Examination scheme Oral: 50 Marks List of Experiments: 1) Statistical Analysis a) Calculate mean . bending loss etc 9) Study of Frequency Counter Principle of frequency counter. standard deviation. 5) Study of programmable LCR meter a) Measure L .TEST & MEASUREMENT TECHNIQUES (304193) Teaching Scheme Theory/Week: 01 Hr Practical /Week: 2Hrs. . 6) Study of Spectrum Analyzer c) Harmonic analysis d) Test frequency response of filters & HF amplifier e) Spectrum of AM & FM 7) Study of Logic Analyzer Timing & state analysis of given DUT 8) Study of OTDR a) Measure cable length b) Locate faults in the fiber cable c) Calculate/ observe various losses such as attenuation loss . Variance b) Probable error for one reading & for mean c) Plot histogram d) Compare results with 3 ½ & 6 ½ digit DMM 2) Study of DSO a) Different modes DSO such as Roll . time. C & R b) Measure Q . average deviation. Dissipation factor & Power factor of given component. Average of various waveforms For example output of Half controlled rectifier & Full controlled rectifire Circuit 4) Virtual Instrument Modelling using software like LABVIEW. ratio & pulse width. Average .

10) Calibration of DVM a) Calibrate DVM for DC Voltage measurement. b) Calibration for AC Voltage measurement. c) Calibration for DC Current measurement. 11) Study of Network Analyser a) Gain/Phase measurement b) Impedance/Reflection measurement .

- Enhancement of Return Loss and Efficiency of Microstrip Slotted Patch Antenna Using Line Shape Defected Ground Structureby Editor IJRITCC
- A Compact Microstrip Slot Antenna for C-Band Applicationby ijeraeditor
- IJESAT_2012_02_01_06by Ijesat Journal
- IJIREEICE5 s2 divakar Finding Optimal Feed Location of a Microstrip Patch Antenna using HFSS.pdfby SandeepSran

- Third year engineering syllabus Pune University
- Discrete time sliding mode control
- Paper 1
- paa_03
- Enhancement of Return Loss and Efficiency of Microstrip Slotted Patch Antenna Using Line Shape Defected Ground Structure
- A Compact Microstrip Slot Antenna for C-Band Application
- IJESAT_2012_02_01_06
- IJIREEICE5 s2 divakar Finding Optimal Feed Location of a Microstrip Patch Antenna using HFSS.pdf
- DEFECTED GROUND STRUCTURE
- IJACEEE
- i Jist 020606
- A Coskun Thesis Revised
- 5th Sem_E&I
- 126-130
- 9781461410737-p1
- 736701
- Fractal Antenna
- BCT-Module 04.pdf
- Reduced Order Modelling for Flow Control (edited by BERND R. NOACK, MAREK MORZYNSKI, GILEAD TADMOR)
- Computer Science 2006 Sem VI.pdf
- Wi-vi technology abstract
- M Tech Control System
- Covering Moving Object
- Overflow
- YX510 Spec Sheet
- Anti Aliasing Filter2
- Analog and Digital Signal Processing
- FIR and IIR Digital Filter Design Guide
- Instrumentation
- digfilt
- TE Electronics & Telecommunication

Are you sure?

This action might not be possible to undo. Are you sure you want to continue?

We've moved you to where you read on your other device.

Get the full title to continue

Get the full title to continue reading from where you left off, or restart the preview.

scribd