You are on page 1of 9

INTEGRATED CIRCUITS

DATA SHEET
For a complete data sheet, please also download:
• The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications • The IC06 74HC/HCT/HCU/HCMOS Logic Package Information • The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

74HC/HCT132 Quad 2-input NAND Schmitt trigger
Product specification File under Integrated Circuits, IC06 September 1993

Philips Semiconductors

Product specification

Quad 2-input NAND Schmitt trigger
FEATURES • Output capability: standard • ICC category: SSI GENERAL DESCRIPTION

74HC/HCT132

The 74HC/HCT132 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT132 contain four 2-input NAND gates which accept standard input signals. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. The gate switches at different points for positive and negative-going signals. The difference between the positive voltage VT+ and the negative voltage VT− is defined as the hysteresis voltage VH. QUICK REFERENCE DATA GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns TYPICAL SYMBOL tPHL/ tPLH CI CPD Notes 1. CPD is used to determine the dynamic power dissipation (PD in µW): PD = CPD × VCC2 × fi + ∑ (CL × VCC2 × fo) where: fi = input frequency in MHz fo = output frequency in MHz ∑ (CL × VCC2 × fo) = sum of outputs CL = output load capacitance in pF VCC = supply voltage in V 2. For HC the condition is VI = GND to VCC For HCT the condition is VI = GND to VCC − 1.5 V ORDERING INFORMATION See “74HC/HCT/HCU/HCMOS Logic Package Information”. PARAMETER propagation delay nA, nB to nY input capacitance power dissipation capacitance per gate notes 1 and 2 CONDITIONS HC CL = 15 pF; VCC = 5 V 11 3.5 24 17 3.5 20 HCT ns pF pF UNIT

September 1993

2

Philips Semiconductors

Product specification

Quad 2-input NAND Schmitt trigger
PIN DESCRIPTION PIN NO. 1, 4, 9, 12 2, 5, 10, 13 3, 6, 8, 11 7 14 SYMBOL 1A to 4A 1B to 4B 1Y to 4Y GND VCC NAME AND FUNCTION data inputs data inputs data outputs ground (0 V) positive supply voltage

74HC/HCT132

Fig.1 Pin configuration.

Fig.2 Logic symbol.

Fig.3 IEC logic symbol.

FUNCTION TABLE INPUTS nA L L H H Notes 1. H = HIGH voltage level L = LOW voltage level Fig.5 Fig.4 Functional diagram. Logic diagram (one Schmitt trigger). APPLICATIONS • Wave and pulse shapers • Astable multivibrators • Monostable multivibrators nB L H L H OUTPUT nY H H H L

September 1993

3

Philips Semiconductors

Product specification

Quad 2-input NAND Schmitt trigger
DC CHARACTERISTICS FOR 74HC

74HC/HCT132

For the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”. Transfer characteristics are given below. Output capability: standard ICC category: SSI Transfer characteristics for 74HC Voltages are referenced to GND (ground = 0 V) Tamb (°C) 74HC SYMBOL PARAMETER +25 min. typ. VT+ positive-going threshold 0.7 1.7 2.1 VT− negative-going threshold 0.3 0.9 1.2 VH hysteresis (VT+ − VT−) 0.2 0.4 0.6 AC CHARACTERISTICS FOR 74HC GND = 0 V; tr = tf = 6 ns; CL = 50 pF Tamb (°C) 74HC SYMBOL PARAMETER +25 min. typ. tPHL/ tPLH propagation delay nA, nB to nY 36 13 10 tTHL/ tTLH output transition time 19 7 6 max. 125 25 21 75 15 13 −40 TO +85 min. max. 155 31 26 95 19 16 −40 TO +125 min. max. 190 38 32 110 22 19 ns ns 2.0 4.5 6.0 2.0 4.5 6.0 Fig.13 Fig.13 UNIT VCC (V) WAVEFORMS TEST CONDITIONS 1.18 2.38 3.14 0.63 1.67 2.26 0.55 0.71 0.88 max. 1.5 3.15 4.2 1.0 2.2 3.0 1.0 1.4 1.6 −40 to +85 min. max. 0.7 1.7 2.1 0.3 0.9 1.2 0.2 0.4 0.6 1.5 3.15 4.2 1.0 2.2 3.0 1.0 1.4 1.6 −40 to +125 min. max. 0.7 1.7 2.1 0.3 0.9 1.2 0.2 0.4 0.6 1.5 3.15 4.2 1.0 2.2 3.0 1.0 1.4 1.6 V V V 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 Figs 6 and 7 Figs 6 and 7 Figs 6 and 7 WAVEFORMS UNIT V CC (V) TEST CONDITIONS

September 1993

4

Philips Semiconductors

Product specification

Quad 2-input NAND Schmitt trigger
DC CHARACTERISTICS FOR 74HCT

74HC/HCT132

For the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”. Transfer characteristics are given below. Output capability: standard ICC category: SSI Notes to HCT types The value of additional quiescent supply current (∆ICC) for a unit load of 1 is given in the family specifications. To determine ∆ICC per input, multiply this value by the unit load coefficient shown in the table below.

INPUT nA, nB

UNIT LOAD COEFFICIENT 0.3

Transfer characteristics for 74HCT Voltages are referenced to GND (ground = 0 V) Tamb (°C) 74HCT SYMBOL PARAMETER +25 min. typ. VT+ VT− VH positive-going threshold 1.2 1.4 negative-going threshold 0.5 0.6 hysteresis (VT+ − VT−) 0.4 0.4 AC CHARACTERISTICS FOR 74HCT GND = 0 V; tr = tf = 6 ns; CL = 50 pF Tamb (°C) 74HCT SYMBOL PARAMETER min. tPHL/ tPLH tTHL/ tTLH propagation delay nA, nB to nY output transition time +25 typ. 20 7 −40 to +85 max. min. 33 15 max. 41 19 −40 to +125 min. max. 50 22 ns ns 4.5 4.5 Fig.13 Fig.13 UNIT VCC (V) WAVEFORMS TEST CONDITIONS 1.41 1.59 0.85 0.99 0.56 0.60 max. 1.9 2.1 1.2 1.4 − − −40 to +85 min. max. 1.2 1.4 0.5 0.6 0.4 0.4 1.9 2.1 1.2 1.4 − − −40 to +125 min. max. 1.2 1.4 0.5 0.6 0.4 0.4 1.9 2.1 1.2 1.4 − − V V V 4.5 5.5 4.5 5.5 4.5 5.5 Figs 6 and 7 Figs 6 and 7 Figs 6 and 7 WAVEFORMS UNIT V CC (V) TEST CONDITIONS

September 1993

5

Philips Semiconductors

Product specification

Quad 2-input NAND Schmitt trigger
TRANSFER CHARACTERISTIC WAVEFORMS

74HC/HCT132

Fig.7 Fig.6 Transfer characteristic.

Waveforms showing the definition of VT+, VT− and VH; where VT+ and VT− are between limits of 20% and 70%.

Fig.8

Typical HC transfer characteristics; VCC = 2 V.

Fig.9

Typical HC transfer characteristics; VCC = 4.5 V.

Fig.10 Typical HC transfer characteristics; VCC = 6 V.

Fig.11 Typical HCT transfer characteristics; VCC = 4.5 V.

September 1993

6

Philips Semiconductors

Product specification

Quad 2-input NAND Schmitt trigger

74HC/HCT132

Fig.12 Typical HCT transfer characteristics; VCC = 5.5 V.

AC WAVEFORMS

(1) HC : VM = 50%; VI = GND to VCC. HCT: VM = 1.3 V; VI = GND to 3 V.

Fig.13 Waveforms showing the input (nA, nB) to output (nY) propagation delays and the output transition times.

September 1993

7

Philips Semiconductors

Product specification

Quad 2-input NAND Schmitt trigger
Application information

74HC/HCT132

The slow input rise and fall times cause additional power dissipation, this can be calculated using the following formula: Pad = fi × (tr × ICCa + tf × ICCa) × VCC. Where: Pad fi tr tf ICCa = additional power dissipation (µW) = input frequency (MHz) = input rise time (ns); 10% − 90% = input fall time (ns); 10% − 90% = average additional supply current (µA)

Average ICCa differs with positive or negative input transitions, as shown in Figs 14 and 15.

Fig.14 Average ICC for HC Schmitt trigger devices; linear change of Vi between 0.1 VCC to 0.9 VCC.

Fig.15 Average ICC for HCT Schmitt trigger devices; linear change of Vi between 0.1 VCC to 0.9 VCC.

HC/HCT132 used in a relaxation oscillator circuit, see Fig.16.

HC:

1 1 f = -- ≈ ----------------T 0.8RC 1 1 f = -- ≈ --------------------T 0.67 RC

HCT:

Fig.16 Relaxation oscillator using HC/HCT132.

Note to Application information All values given are typical unless otherwise specified. PACKAGE OUTLINES See “74HC/HCT/HCU/HCMOS Logic Package Outlines”. September 1993 8

This datasheet has been download from: www.datasheetcatalog.com Datasheets for electronics components.