20 views

Uploaded by harisri269

previous year papers mtech

- Procedural Generation of Parcels in Urban Modeling Appendix
- system engineerng reliaiblity lab experiments
- v2 computing-progression-pathways-with-ct-refs
- Transportation Problem_finding Initial Basic Feasible Solution
- Introduction to Asynchronous Circuit Design
- artigo Frio
- 3173-BCA-C-504-DAA-QBank
- contoh
- Kurikulum 2016
- International Journal of Advanced Research in Electrical s27
- 54111-mt----digital system design
- Ramp Calculation
- 555 Timer Wikipedia
- EE264 Introduction to Digital Design Project-2
- Balance de línea
- Ctrlexcercise
- ot - Copy
- hasil p3 4
- Mcbstm32f400 Schematics
- LF356.59.90.19.54

You are on page 1of 2

com

NR

Code No: A0601 JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD M.Tech I Semester Regular Examinations March 2010 DIGITAL SYSTEM DESIGN

(COMMON TO DIGITAL SYSTEMS & COMPUTER ELECTRONICS, DIGITAL ELECTRONICS & COMMUNICATION SYSTEMS, VLSI SYSTEM DESIGN)

Time: 3hours

1. a)

b) 2.

Max.Marks:60 Answer any five questions All questions carry equal marks --Draw an ASM chart to design a sequence detector which can detect an input sequence in non overlapping strings of three inputs each and produces a 1 output coincident with the last input of the string if and only if the string consisted of either two or three 1s. eg: If input sequence is 010101 110, the required output sequence is 000001001. Use SR flip flop in your realization. Explain the ASM design blocks. The cell output of a typical cell of an iterative network is equal to 1 if and only if the input pattern of the preceding cells consists of groups of 0s and 1s, such that each group contains an odd number of members. Construct a cell table, realize the typical cell using AND, OR, NOT logic. In the gate network shown, only wires m, n, p and q may become either SA0 or SA1. Construct a fault table and find a minimal cover of the table and use it to determine a minimal fault detection experiment.

3. a)

b)

Show that

df d2 f df df = . d ( xi x j ) dxi dx j dxi dx j

T N

W U

R O

D L

4. a)

Find all the tests to detect h SA0 and k SA1 faults by applying path sensitization technique to the given circuit below.

www.jntuworld.com

www.jntuworld.com

b)

Explain Kohavis algorithm for the given sum of product function to be realized using AND-OR logic. f ( A, B, C , D) = ABC + AC + BD . It is necessary to determine the final state of the machine shown below when the initial state is unknown and only output sequences from the machine are available to the experiments. Derive the procedure to determine the final state of the machine. PS NS,2 x=0 x=1 A B,0 C,0 B A,0 D,1 C D,1 B,0 D A,1 D,1 Explain the properties of a successor tree. Explain about the fault model of PLA, with an example and derive the test vector set for the example. Explain the EPC theorem that is used in IISC algorithm to minimize the function to be implemented on PLA. Apply COMPACT algorithm to fold the PLA column wise for the given SSR table for columns. Column SSR A 3,6,8 B 1,2,4,5,9,11 C 1,3,6,7,9,10 D 2,5,7,8,12 E 1,3,6,11 F 4,6,7,8,10 G 1,3,5,7,9 H 6,8,12 Design a flow table for a fundamental mode sequential circuit with two inputs, x1 and x2 and one output z. z=1 if both equal to 0, but only if x1 becomes 0 before x2. For the given reduced flow table, find an assignment which contains no critical races and requires a minimum of secondary variables.

5. a)

b) 6. a) b) 7.

8. a) b)

T N

W U

R O

D L

****

www.jntuworld.com

- Procedural Generation of Parcels in Urban Modeling AppendixUploaded bytwak
- system engineerng reliaiblity lab experimentsUploaded byRakesh Gothwal
- v2 computing-progression-pathways-with-ct-refsUploaded byapi-348233099
- Transportation Problem_finding Initial Basic Feasible SolutionUploaded bySushmita Shruti
- Introduction to Asynchronous Circuit DesignUploaded byhimanshu_garg93
- artigo FrioUploaded byFillipi Klos Rodrigues de Campos
- 3173-BCA-C-504-DAA-QBankUploaded byDevenderNandre
- contohUploaded byadeoktavia
- Kurikulum 2016Uploaded byGrise Morseth
- International Journal of Advanced Research in Electrical s27Uploaded bytmsbharadwaj
- 54111-mt----digital system designUploaded bySRINIVASA RAO GANTA
- Ramp CalculationUploaded byvarsha
- 555 Timer WikipediaUploaded bykalimbalo
- EE264 Introduction to Digital Design Project-2Uploaded byTimsinaKrishna
- Balance de líneaUploaded byJander
- CtrlexcerciseUploaded byJulfat Nayeem
- ot - CopyUploaded bygaurav503050
- hasil p3 4Uploaded byMega Oktaf
- Mcbstm32f400 SchematicsUploaded byhbaocr
- LF356.59.90.19.54Uploaded bydrkjreddy
- TBOOK08 by IskoUploaded byJeremiash Foronda
- 2.2. What is Algorithm Analysis- — Problem Solving With Algorithms and Data StructuresUploaded byErr33
- Test 2 - Sem 2 AY 1516.pdfUploaded byJing Heng
- CasingUploaded bySlamet Wiyono
- lect23.pdfUploaded byAndrei Szuder
- The Fizz - Line FollowerUploaded bytim_c_david
- Concepts and Applications of Finite Element Analysis (4th Ed., Cook, Malkus, Plesha & Witt) (1)Uploaded byViraj Gorde
- Chip Finish Icc TclUploaded bygenx142
- Scimakelatex.19148.XxxUploaded byborlandspam
- 04-state-iUploaded byBocong Yin

- 10 RTOS BasicsUploaded byUdaya Sankar
- 09-Vlsi Technology and DesignUploaded byharisri269
- 09-Micro Controllers for Embedded System DesignUploaded byharisri269
- SemaphoresUploaded byharisri269
- 09-Embedded Real Time Operating SystemsUploaded byharisri269
- 09-Advanced Computer NetworksUploaded byharisri269
- 09-Wireless Lans and PansUploaded byharisri269
- 09- Embbedded Real Time Operating SystemsUploaded byharisri269
- 1micro Controllers for Embedded System DesignUploaded byharisri269
- 09 Digital+System+DesignUploaded byCA G Sumanth
- Blink TechnologyUploaded byharisri269
- 5 Pen PC Tech..docxUploaded byharisri269
- 09-Advanced Computer Networks (2)Uploaded byharisri269
- stmtsUploaded byharisri269
- night vision.pptUploaded byharisri269
- night vision.pptUploaded byharisri269
- GisUploaded byharisri269
- Virtual InstrumentationUploaded byvikaskarwadiya
- Lightning Protection Using LFA-M Seminar ReportUploaded byharisri269
- SIXTH SENSE TECHNOLOGYUploaded byharisri269
- pill-camera-120305102350-phpapp02Uploaded byharisri269
- pill-camera-120305102350-phpapp02Uploaded byharisri269
- Super CapacitorUploaded byharisri269
- Sixth Sense Technology pptUploaded byharisri269
- c Language SlideshowUploaded byapi-3735476
- Indoor GeolocationUploaded byharisri269

- CurriculumUploaded byMohomed Athif
- Turing Machine ConfigurationUploaded byVk384244
- QT - SyllabusUploaded byjeganrajraj
- blind_searchUploaded byرضا حسن
- Map & Graph Coloring Abstract - Hphuongan - Ngovietnga - 1-4 IFFUploaded byHuỳnhPhươngAn
- Rivest Shamir Wagner Timelock Puzzles and Timed Release CryptoUploaded byspamunagoncom
- Bellman Ford Algorithm1Uploaded byram_786
- Deterministic Time Varying VolatilityUploaded byJensc
- Bisection MethodUploaded byanon_683251838
- Set3 Markov ChainsUploaded byKiran Attal-Sakhadev
- Linear Algebra LectureUploaded byMuhammad Shahbaz Manzoor
- Implementation of Pid Trained Artificial Neural Network Controller for Different DC Motor DriveUploaded byMuruganandam Masilamani
- A PASCAL Program for Fitting Non Linear Regression Models on a MicrocomputerUploaded byBogdan Vicol
- Van Der Pol OscillatorUploaded byGokulraj Pandiyan
- Loop ShapingUploaded byHafeezullah Khan
- 4 Bit Bcd Adder AbstractUploaded bySrinivas Srinu
- Control Exercise Unit 4Uploaded bymohdismailjusoh
- Blind Source SeparationUploaded bychristina90
- r05410505 Artificial IntelligenceUploaded bySailesh Chadalavada
- CS250F12.hw02b (1)Uploaded bym3t4lfan
- Two Cultures- Statistics vs. Machine LearningUploaded byMafrur Rischan
- Systems TheoryUploaded bydelenda3
- Decision Analysis 2Uploaded bySrikanth Balasubramanian
- 5. Questions & Answers on Discrete Fourier Transform – Properties and ApplicationsUploaded bykibrom atsbha
- fading vs frequencyUploaded byHarish Arjun
- Hawaii reviewUploaded byroi.baer
- EcsUploaded byMatías Garrido
- Comparison of Clustering Algorithms for Analog Modulation ClassificationUploaded byArif Kurniawan
- Building Attrition Models Using Logistic Regression in Analysis StudioUploaded bySomnath Khamaru
- Cost Optimum Design of a RCC BeamUploaded bySaurabh Pednekar