You are on page 1of 2

www.jntuworld.

com

NR
Code No: A0601 JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD M.Tech I Semester Regular Examinations March 2010 DIGITAL SYSTEM DESIGN
(COMMON TO DIGITAL SYSTEMS & COMPUTER ELECTRONICS, DIGITAL ELECTRONICS & COMMUNICATION SYSTEMS, VLSI SYSTEM DESIGN)

Time: 3hours

1. a)

b) 2.

Max.Marks:60 Answer any five questions All questions carry equal marks --Draw an ASM chart to design a sequence detector which can detect an input sequence in non overlapping strings of three inputs each and produces a 1 output coincident with the last input of the string if and only if the string consisted of either two or three 1s. eg: If input sequence is 010101 110, the required output sequence is 000001001. Use SR flip flop in your realization. Explain the ASM design blocks. The cell output of a typical cell of an iterative network is equal to 1 if and only if the input pattern of the preceding cells consists of groups of 0s and 1s, such that each group contains an odd number of members. Construct a cell table, realize the typical cell using AND, OR, NOT logic. In the gate network shown, only wires m, n, p and q may become either SA0 or SA1. Construct a fault table and find a minimal cover of the table and use it to determine a minimal fault detection experiment.

3. a)

b)

Show that

df d2 f df df = . d ( xi x j ) dxi dx j dxi dx j

T N

W U

R O

D L

4. a)

Find all the tests to detect h SA0 and k SA1 faults by applying path sensitization technique to the given circuit below.

www.jntuworld.com

www.jntuworld.com

b)

Explain Kohavis algorithm for the given sum of product function to be realized using AND-OR logic. f ( A, B, C , D) = ABC + AC + BD . It is necessary to determine the final state of the machine shown below when the initial state is unknown and only output sequences from the machine are available to the experiments. Derive the procedure to determine the final state of the machine. PS NS,2 x=0 x=1 A B,0 C,0 B A,0 D,1 C D,1 B,0 D A,1 D,1 Explain the properties of a successor tree. Explain about the fault model of PLA, with an example and derive the test vector set for the example. Explain the EPC theorem that is used in IISC algorithm to minimize the function to be implemented on PLA. Apply COMPACT algorithm to fold the PLA column wise for the given SSR table for columns. Column SSR A 3,6,8 B 1,2,4,5,9,11 C 1,3,6,7,9,10 D 2,5,7,8,12 E 1,3,6,11 F 4,6,7,8,10 G 1,3,5,7,9 H 6,8,12 Design a flow table for a fundamental mode sequential circuit with two inputs, x1 and x2 and one output z. z=1 if both equal to 0, but only if x1 becomes 0 before x2. For the given reduced flow table, find an assignment which contains no critical races and requires a minimum of secondary variables.

5. a)

b) 6. a) b) 7.

8. a) b)

T N

W U

R O

D L

****

www.jntuworld.com