You are on page 1of 11

IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 27, NO.

5, MAY 2012

2515

Synchronous FPGA-Based High-Resolution Implementations of Digital Pulse-Width Modulators
´ Denis Navarro, Oscar Luc´ ıa, Member, IEEE, Luis Angel Barrag´ an, Jos´ e Ignacio Artigas, Isidro Urriza, ´ and Oscar Jim´ enez, Student Member, IEEE

Abstract—Advantages of digital control in power electronics have led to an increasing use of digital pulse-width modulators (DPWM). However, the clock frequency requirements may exceed the operational limits when the power converter switching frequency is increased, while using classical DPWM architectures. In this paper, we present two synchronous designs to increase the resolution of the DPWM implemented on field programmable gate arrays (FPGA). The proposed circuits are based on the on-chip digital clock manager block present in the low-cost Spartan-3 FPGA series and on the I/O delay element (IODELAYE1) available in the high-end Virtex-6 FPGA series. These solutions have been implemented, tested, and compared to verify the performance of these architectures. Index Terms—Field programmable gate arrays (FPGA), power conversion, pulse-width modulated power converters.

I. INTRODUCTION

D

IGITAL pulse-width modulators (DPWMs) have become a basic building block in digital control architectures of any power converter [1]–[7]. The DPWM frequency is mainly determined by the power converter operating conditions, whereas the DPWM resolution determines the accuracy in the output voltage/current control. As a consequence, the DPWM resolution has a direct impact in the power converter performance. Traditional DPWM implementations are based on counters and comparators, which generate the power converter gating signals according to several predefined thresholds [8]–[14]. For these designs, the minimum on-time step is equal to the counterclock period. Its equivalent number of bits nDPW M is nDPW M = log2 fCLK fSW (1)

where fSW is the DPWM frequency and fCLK is the counterclock frequency. Nowadays, power converters are evolving toward designs with higher switching frequencies in order to reduce the

Manuscript received February 8, 2011; revised July 13, 2011 and August 29, 2011; accepted October 20, 2011. Date of current version February 27, 2012. This research was supported in part by the Spanish MICINN under Project TEC2010-19207, Project CSD2009-00046, Project IPT-2011-1158920000, and the FPU grant AP2010-5267, and by the Bosch and Siemens Home Appliances Group. Recommended for publication by Associate Editor L. M. Tolbert. The authors are with the Department of Electronic Engineering and Communications, University of Zaragoza, Zaragoza 50018, Spain (e-mail: denis@unizar.es; olucia@unizar.es; barragan@unizar.es; jiartigas@unizar.es; urriza@unizar.es; ojimenez@unizar.es). Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org. Digital Object Identifier 10.1109/TPEL.2011.2173702

size of inductors and capacitors. Besides, for the digital implementation, the number of bits nDPW M has to be higher than the A/D converter resolution to avoid limit cycling [15]–[17]. As a consequence, an unfeasibly high clock frequency can result, increasing the complexity and the cost of the final implementation [18]. Moreover, recent developments in semiconductor technology enable the use of higher switching frequencies through SiC [19] and GaN [20] power devices. This allows the design of power converters with reduced size and cost, and improved dynamic behavior and power density, as shown in [21] and [22]. However, these designs require high-frequency high-resolution PWMs (HRPWMs) in order to take the most of the power converter. Another field of application for HRPWMs is the dc–dc converters, where either the output voltage [voltage regulator modules (VRMs)], the duty cycle for output-power control [23], or the switching delay mismatch between power devices [24], [25] need to be accurately tuned. As a conclusion, the evolution of both power electronics and digital control techniques makes the development of higher resolution DPWMs [26] necessary. To overcome this problem, different solutions have been proposed depending on whether the digital controller is implemented on a digital signal processor (DSP), an applicationspecific integrated circuit (ASIC), or a field programmable gate array (FPGA). In the case of DSPs, some of them include HRPWM peripherals [27]. The HRPWM module extends the time resolution capabilities of the conventional PWM allowing a minimum time step that is a fraction of the system clock. Besides, several architectures have been proposed for IC implementation [28]–[30]. They are usually based on a tapped delay line in combination with a multiplexer [28] or a hybrid counter/delay line [30]. Several FPGA-based solutions have also been proposed in the literature [31]–[38]. One common solution is to use a coarse resolution counter-based stage plus one or several on-chip digital clock manager (DCM) blocks. The PWM signal is set at the beginning of the counter period, and it is reset after a given number of clock cycles plus a certain fraction of the clock period established by the DCM. Apart from [35] and [38], the circuits previously published for delaying the reset signal are not fully synchronous. Asynchronous circuits make harder to perform static timing analysis and can result in glitching since controlling the logic and routing delays in an FPGA is more difficult than in ASIC implementations. A synchronous design, therefore, improves the reliability

0885-8993/$26.00 © 2011 IEEE

The proposed highresolution DPWM architectures using DCM blocks and IODELAYE1 blocks are explained in Sections II and III. due to the combinational circuit usage. HIGH-RESOLUTION DPWM ARCHITECTURE USING DCM BLOCKS The key of this architecture is the on-chip DCM block provided in almost every state of the art FPGA (see Fig. cycle. Fixed fine phase shifting effect. all the outputs of the DCM can be phase shifted with finer resolution. is a generalization of the DCMbased circuit in [35]. The experimental results for the proposed architectures are shown in Section IV. 3). Besides. degrading the dynamic performance. 2 shows the fine phase shift effects in the fixed mode of operation. The following DCM clock management features [40] will be used. an asynchronous circuit is used to divide the clock cycle into four quadrants. an integer in the range [−255. Section V includes further discussion and some guidelines for the architecture selection. The second proposal is based on the I/O delay element (IODELAYE1) available in the Virtex-6 FPGAs. Besides. The variable phase-shifting feature has been used in [33]. Besides phase shifting. A. the achieved resolution. In Table I. The aim of this paper is to propose two fully synchronous high-resolution DPWM architectures in order to avoid the need of using unfeasible high clock frequencies.2516 IEEE TRANSACTIONS ON POWER ELECTRONICS. A phase-shifted output with a resolution of (1/256)th of the input clock period can be obtained. the harder the design of a monotonic DPWM is. the DCM also provides the CLK90. let us consider a first version to obtain a 2-bit resolution increase (see Fig. and it allows operating the circuit at higher clock frequencies [39]. The clock feedback signal CLKFB is used to compare and lock the output signals with the input CLKIN signal. First Approach In order to introduce the proposed DCM-based highresolution DPWM architecture. it is pointed out if they are fully synchronous and glitch-free designs. 27. 2) Frequency synthesis: The DCM can generate a wide range of output clock frequencies (CLKFX output port). 1 Simplified pinout description of the DCM block. and 270◦ phase-shifted signals. CLK180. The fine phase shifting can be fixed (specified at design time and set during the FPGA configuration process) or variable. the DCM is able to condition the clock input CLKIN in order to obtain clock outputs with 50% duty Fig. 180◦ . This paper is organized as follows. This architecture is basically the one presented in [35]. easing the design portability. Finally. VOL. NO. respectively. +255]. 1) Phase shifting: The DCM provides four phase-shifted clock signals derived from the source clock CLKIN. 5. The higher the number of paths to equilibrate is. and it provides higher resolution with a straightforward implementation. Fig. It is set by means of the DCM attribute PHASE_SHIFT. Fig. In this paper. Besides. a fully synchronous design with fixed phase shifting is proposed. the conclusions of this study are drawn in Section VI. Besides. and the number of paths to manually equilibrate is given. this operating mode requires several clock cycles to change the duty cycle. respectively. and CLK270 outputs for 90◦ . 2. However. performing clock frequency division and multiplication. presented in [39]. MAY 2012 TABLE I HRPWM ARCHITECTURE COMPARISON of the circuit and eases the design process. providing a more convenient final implementation. The first proposed architecture. II. 1). . a brief comparison of the FPGA-based architectures classified according to the coarse counter frequency. Both of them are based on the resources available in modern FPGAs. it makes the design more independent of the technology. In addition to CLK0 for zero-phase alignment to the CLKIN signal.

the proposed circuit is made up of a synchronous m-bit counter. 180◦ . The two least-significant bits (LSBs) of the duty command are used by the multiplexer to select the phase-shifted signal that clears the SR latch. “CLRD” signal is set when the m−1 most-significant bits (MSBs). when the counter CNT is equal to the m−1 MSBs of the duty command dc. These signals are used to generate the SET and RESET signals that control the SR latch. 4 shows how the circuit works with m = 4. All clock signals CKi have the same period TCK with 50% duty cycle. signal CLRD activates. Generalization of the DCM-Based Architecture The previous architecture can be scaled to enhance the HRPWM resolution. Being the minimum phase shift 1/256 of TCK (k ≤ 8). are equal to CNT. Basically. with k ≥ 2. and CLK270 of DCMs are used to generate a set of p phase-shifted clocks {CKi } with 0 ≤ i < p. 3. The modulus of the counter is configurable. a p-to-1 multiplexer. In this first version. Basically. and 270◦ by flip-flops FF1. The next section presents an improved and scalable architecture in order to improve the HRPWM resolution. The advantage of this proposal in relation to others is that the digital circuit that generates the reset of the SR latch is synchronous. These four FFs implement a multiphase synchronous circuit [41]. The CLRD signal is set when the counter is equal to the m MSBs of dc. and phase shifted 90◦ .: SYNCHRONOUS FPGA-BASED HIGH-RESOLUTION IMPLEMENTATIONS OF DIGITAL PULSE-WIDTH MODULATORS 2517 Fig. FF2. dc(m:2). p = 4×r edge-triggered flip-flops. . and an SR latch whose output is the PWM signal. The use of asynchronous circuits to reset the latch makes harder to calculate timing using static timing analysis and can result in glitching since controlling the logic and routing delays in an FPGA is more difficult than in ASIC implementations. respectively.NAVARRO et al. r DCMs. DCM-based HRPWM first approach. the quadrant phase-shifted outputs of a single DCM are used. The duty cycle command dc(m:0) has m+1 bits. The SETD signal is set when the counter is zero and dc is different from zero. CLK180. and the counter “CNT” has m−1 bits. 5(a)].” Quadrant phase-shifted outputs CLK0. The resulting pulse is captured in the next clock cycle by FF0. and FF3. The counter and all DCMs are clocked by the same input clock signal “CK. and dc = “10010”. and SETD signal is set when CNT is equal to zero and dc(m:2) is different from zero. Fig. CLK90. The fine phase shifting in the fixed mode shifts the phase of all DCM output signals by a fixed fraction of the input clock period. ranging from m to 0. B. Let n = m + k be the bits of the duty cycle command dc. CKi is phase-shifted TCK /p time with respect to CKi −1 [see Fig.

the number of global clock lines that each DCM block can drive up. . Implementation This section describes an implementation example carried out to show the feasibility of the DCM-based HRPWM architecture proposed in this study. The p flip-flops [see Fig. 5. is TCK /2. MAY 2012 Fig.” the circuit is designed. and a higher clock frequency can be achieved: tp m ax (FFi ) + tp m ax (net) + tSU FFp/ 2+ i < TCK i − δm ax CKi . As the FPGA has four DCMs. and it can be easily scaled to the required p number. DCM-based HRPWM operation with dc = “10010.2518 IEEE TRANSACTIONS ON POWER ELECTRONICS. For a particular FPGA series. 5. 5(b). C. CK2) is the maximum difference in the arrival time of the rising edges of CK0 and CK2 in relation to its nominal value. the parameter k can be up to 4. (b) Multiphase synchronous circuit. the value of p is constrained by the number of DCM blocks available. 4. In order to improve speed. in which the source and destination clocks are different. the period constraint is less restrictive than in the previous design. 5(b)] implement a multiphase synchronous circuit. regardless the phase number. Fig. In the circuit shown in Fig. FFi is triggered by the rising edge of CKi . As the implementation depends on the FPGA. CKp/ 2+ i 2 (2) where tp m ax (FFi ) and tSU FFp /2+ i are the maximum clockto-output propagation time and the setup time of a flip-flop. the phase-shift value for DCMj must be set to j×64/r with 0 ≤ j < r. and the need to ensure that the routing delay of the multiplexer inputs is less than TCK /p for a monotonic behavior. As an example. This board includes a 50-MHz clock oscillator that is used as the input clock. let assume that the high-resolution DPWM is implemented in the Xilinx XC3S500E Spartan-3E FPGA of the S-3E Starter Kit board by Digilent. and δ m ax (CK0. VOL. NO. respectively. (a) Phased clock signals. 6 shows an implementation with m = 8. 27. such as the minimum allowable delay for paths. By doing so. CLRi is delayed by a fraction 1/p of TCK with respect to CLRi −1 . Fig. TCK0 /2 is the nominal time difference between rising edges of CK0 and CK2. the maximum clock frequency is not limited by the multiphase circuit but for the DCM. A p-to-1 multiplexer uses the k LSBs of dc to select the CLRi signal that clears the SR latch. tp m ax (net) is the routing delay.

However. respectively. These two DCMs can drive up to four global clock lines. in order to be close to each other and reduce routing delays. In the implementation step of the design flow. which is the maximum operating frequency for the CLK90 and CLK270 DCM outputs according to the FPGA datasheet. The proposed architecture can also be implemented using the high-end Virtex-6 FPGA series. DCM0 and DCM1 generate eight phased clocks {CK0 . The MMCM provides output signals with a 45◦ phase shift. For instance. Negativeedge-triggered flip-flops FFc and FFd avoid malfunctions due to the phase offset between CK and CK0 (±200 ps max. FF5. and CK6 . The CLKFX output of DCMx4 is connected to the input clock of the counter. CK1 . Then. and CK7 . the DCM block has been replaced by the mixed-mode clock manager (MMCM). FF6. as it occurs in Fig. according to the data sheet).: SYNCHRONOUS FPGA-BASED HIGH-RESOLUTION IMPLEMENTATIONS OF DIGITAL PULSE-WIDTH MODULATORS 2519 Fig. CK2 . CK3 }. DCM0 generates clocks CK0 . FFa and FFb store these signals. the maximum clock frequency is limited to 200 MHz. . would lead to the 168-MHz maximum operating frequency.NAVARRO et al. CK3 . which provides improved functionalities and jitter performance. Implemented high-resolution DPWM with m = 8 and k = 3. the multiphase circuit would limit the operation instead of making the most of the FPGA DCM resources. CK7 }. it is important to note that if there were paths in the implementation in which the difference between active clock edges of source and destination flip-flops were lower than the one present in this design (TCK /2). the circuit must work with the rising and falling edges of only four phased clocks {CK0 . 6. the timing constraint would be more restrictive than the one expressed in (2) and the maximum clock frequency would be reduced. DCMx4 multiplies its input clock frequency by 4. This introduces nonlinearity in the on-time step due to duty-cycle variation but this effect cannot be solved due to the routing architecture of this FPGA. and FF7 must be negative-edge triggered. . It has been described in VHDL. a clock difference of TCK /4. PHASE-SHIFT attribute of DCM0 is set to 0. and its outputs are shifted 32/256 of TCK . DCM1 generates clocks CK1 . DCM0 and DCM1 are manually placed at DCM_X0Y0 and DCM_X1Y0. and a higher resolution can be achieved . PHASE-SHIFT attribute of DCM1 is set to 32. The binary counter has 8 bits. and SETD and CLRD signals are generated from the counter output and the eight MSBs of dc as explained earlier.. DCM0 and DCM1 . In these FPGAs. CK5 . 3. and FF4. CK2 . For this implementation.. The DCM0 and DCM1 can therefore be replaced by a single MMCM. In this case. CK4 . and k = 3.

which has to be synchronized with the C clock. an MMCM. FFa and FFb are placed in order to avoid the glitches that may be present in the output of the comparator. When the enable increment/decrement signal (CE) is activated. Considering that the maximum 32-tap delay covers half a period of CK_REF. the loadable variable mode for the IODELAYE1 block is used. the CK2 clock frequency for the counter and the flip-flops is 400 MHz. 3) Loadable variable: This mode has the same functionality as the variable mode. This signal clears the SR latch to generate the desired PWM signal. This block continuously calibrates the delay elements in order to reduce the influence of process. an IODELAYE1 block. and it can be either 200 ± 10 or 300 ± 10 MHz. NO. the IDELAYCTRL is instantiated in order to autocalibrate the delay tap as previously explained. Proposed Architecture Fig. a clock that doubles the CK_REF frequency is required to clock the counter. 27. B. Implementation The proposed IODELAYE1-based HRPWM architecture has been implemented in a Xilinx Virtex-6 XC6VLX240T1FFG1156 in the ML605 Evaluation Kit featuring a 200-MHz oscillator that is used as the input clock. as it is shown in the experimental results. delaying the input signal through a 5-bit value CNTVALUEIN updated when the NVALUE signal is activated. D = 2. 9 shows the proposed implementation for an m+1-bit HRPWM. using this architecture. Virtex-6 FPGAs provides additional resources. The main difference with the previous proposal is that the multiphase synchronous circuit used to generate the signal RESET is replaced by the IODELAYE1 block. For this implementation.2520 IEEE TRANSACTIONS ON POWER ELECTRONICS. Simplified pinout description of (a) I/O delay element IODELAYE1 and (b) IDELAYCTRL block. Therefore. Fig. and O2 = 4. Fig. The REF_CK clock frequency for the IODELAYE1 block has been set to 200 MHz.” The CLRD signal is activated when dc(7:5) = CNT(7:5) = “100” = 4. allowing generating up to 10-s-width pulses with 78-ps resolution. These signals are synchronized with the clock signal C. and reset (RST). Besides. A. The output frequency for the MMCM output i is set through its attributes M. If required by the Fig. therefore. 2) Variable: The number of delay taps can be dynamically changed after configuration through the control signals CE and INC. Signals SETD and CLRD are generated as previously explained by comparing the counter output CNT with the most m−5 significant bits of the duty command dc(m:5). it allows loading the delay value through the 5-bit input CNTVALUEIN. 1) Fixed: The number of delay taps is predefined through the block attributes and it cannot be changed during operation. 10 shows the basic operation of the proposed IODELAYE1-based HRPWM architecture with dc = “10010011. calculated as td = ttap · CNTVALUEIN. the IODELAYE1 reset signal resets the delay value to a value set by the CNTVALUEIN. therefore. the delay value is reset to a predefined value. The delay time is. The resulting pulse is captured in the next clock cycle by FFb. which generates the input signal for the IODELAYE1 block DATAIN. . the IDELAYCTRL block must be also instantiated. When using the IODELAYE1 block. two edgetriggered flip-flops. increment/decrement delay (INC). VOL. it provides additional ports to configure the increment/decrement mode (CE). The IODELAYE1 block offers three different operational modes when operating in the unidirectional input delay configuration. D. achieving a resolution ttap = Δton = (1/ (32 · 2 · fCK REF )) = 78 ps. The IODELAYE1 block generates the RESET signal by delaying the CLR signal a number of tap cycles given by dc(4:0) = “10011” = 19. The IODELAYE1 block allows generating a signal (DATAOUT) delayed by a certain number of tap delays with respect to the input (DATAIN). voltage. O1 = 2. providing a fine delay-time td adjustment. Basically. and an SR latch whose output is the PWM signal. and the current delay value can be read in the CNTVALUEOUT signal. which allows controlling the desired delay. The IODELAYE1 block allows. In addition to this. as shown in Fig. depending on the mechanism used to select the number of delay taps. The reference frequency fCK REF is set through the block attribute REFCLK. In spite of this. making the implementation easier. III. In the next section. we present the proposed architecture to implement the HRPWM based on the IODELAYE1 block. 7. In addition to this. MAY 2012 When in this mode. the proposed circuit is made up of a synchronous m−4 bit counter. the number of delay taps increases or decreases depending on whether the INC signal is activated or not. The proposed design can operate correctly with 32-bit counters. If the reset signal RST is activated. 7 shows the pinout description of the IODELAYE1 and IDELAYCTRL blocks. and temperature variations by using the supplied REFCLK. 5. 8. These clock signals are generated through the MMCM configured with M = 8. These clock signals are generated through the MMCM using as a reference the board base clock CK. which allow obtaining better HRPWM resolution. and Oi as fCK O i = M/(D · Oi ). The IODELAYE1 tap resolution is given by ttap = 1/(32 · 2 · fCK REF ). HIGH-RESOLUTION DPWM ARCHITECTURE USING IODELAYE1 BLOCKS The second approach uses the I/O delay element (IODELAYE1) [42] present in Virtex-6 series FPGAs.

the complete pulse and minimum Δton can be captured and measured in a single oscilloscope screen. 10. Fig. Implemented high-resolution DPWM with the IODELAYE1 block.5-GHz bandwidth) as can be seen in Fig. and connected through a coaxial cable to a Tektronix DPO7354 oscilloscope (3. This approach has been tested using a 400-MHz clock for the MMCMs. Fig. As has been explained in Section II. 8. 11. Fig. IODELAYE1-based HRPWM operation with dc = “10010011. IV. so. the tap resolution could be improved up to 56 ps by selecting a 300-MHz clock for the IODELAYE1 block. the DCM-based architecture can also be implemented by using the MMCM blocks present in Virtex-6 FPGAs. but normally the offset will be compensated by the digital controller. The expected on-time step Δton was 625 ps. There is an offset due to the fact that the RESET signal goes through a multiplexer and the SET signal does not (as seen in Fig. The monotonic behavior can be noticed. 12 from the maximum duty (top) to the minimum (bottom). the different values of the three LSBs of the duty cycle are tested. 9. 12 shows the pulse width and pulse-width increment for the DCM-based HRPWM architecture. The DPWM signal frequency and duty cycle have been selected for test purposes.NAVARRO et al. 6). The values have been measured with the oscilloscope for nine consecutive duty commands differing in one LSB from each other. EXPERIMENTAL RESULTS This section presents the main experimental results for the proposed DCM-based and IODELAYE1-based HRPWM architectures. The DPWM output has been assigned to the SMA connector of the development boards. 13 shows the traces of the DCM-based DPWM pulses corresponding to the duty commands shown in Fig.: SYNCHRONOUS FPGA-BASED HIGH-RESOLUTION IMPLEMENTATIONS OF DIGITAL PULSE-WIDTH MODULATORS 2521 Fig. It could have been reduced as in [35] or by triggering FFe with the rising edge of CK2. IODELAYE1 operation in the loadable variable mode.” application. which leads to a 312-ps . This way. Fig.

15(a) and (b). we summarize the characteristics of the proposed HRPWM architectures. where the pulse width and pulse-width increment are shown. (b) Pulse-width increment. 14. the obtained results are within the device specifications. V. Compared to the previous implementations (see Table I). Measured DPWM pulses with horizontal scale 2. 5. mainly due to the improvement of clocking jitter in Virtex-6 FPGAs. so. 12.2522 IEEE TRANSACTIONS ON POWER ELECTRONICS. Fig. This may be solved by using only 30 taps. the maximum clock resolution. respectively. these are glitch-free designs. The experimental results for the IODELAYE1-based HRPWM architecture are shown in Fig. The experimental results including the pulse width and pulse-width increment for the MMCM-based architecture are shown in Fig. and number of PWM outputs.” (a) Pulse width. from (a) duty command “11000” to “10100”. and using the appropriate scale factor as explained in [27]. Each duty command differs in one LSB from each other. In Table II. 16 shows the traces of the IODELAYE1-based DPWM pulses for a four-tap increment. Fig. Fig. The designer should select the most suitable one according the specifications of resolution. 27. The datasheet for the Virtex-6 FPGAS specifies a ±5-ps-per-tap jitter. These results show a lower deviation than the DCM-based architecture. Experimental setup for measurements: S-3E Starter Kit board with (a) Xilinx XC3S500E and (b) ML605 Evaluation Kit with Xilinx XC6VLX240T. 11. DISCUSSION This paper details two HRPWM implementations based on the DCM and the IODELAYE1 blocks available in modern FPGAs. VOL.5 ns/div. Some guidelines are given in the following. while keeping a fully synchronous design. The DCM-based architecture uses the DCM blocks present in almost every modern FPGA. Besides. The nonmonotonic behavior of the last point “100000” is due to the jitter in the delay chain inside the IODELAYE1 block. The results show a monotonic behavior and a more stable value of the on-time step than . These measurements have been also performed for 32 consecutive values of the duty command. 13. which improve the circuit reliability. DCM-based HRPWM architecture performance for duty commands from “10000” to “11000. the proposed architectures achieves higher resolution. which correspond to one tap delay of the IODELAYE1 block. Unlike other high-resolution architectures proposed in the literature. NO. and the number of paths to equilibrate in order to achieve a monotonic behavior is minimized. instead of the 31. The expected on-time step Δton for this architecture is 78 ps. in the previous implementation. and (b) “10100” to “10000” for the DCMbased architecture. cost. MAY 2012 Fig.

MMCM-based HRPWM architecture performance for duty commands from “10000” to “11000. the increased cost compared to the Spartan-based solution does not justify it. This allows an efficient HRPWM implementation for low-cost systems. m in as a measure of the architecture efficiency. from (a) duty command dc (5:0) “100000” to “010000”. the DCM and IODELAYE1-based proposals can be compared. (b) Pulse-width increment. The DCM-based architecture can also be implemented in the Virtex-6 FPGA series using the MMCM blocks available. as each I/O tile in Virtex-6 FPGAs contains two IODELAYE1 blocks. Measured DPWM pulses for a four-tap increment with horizontal scale 2. As the number of DCM blocks is limited. . 16. recommended for systems requiring higher resolution or a high number of PWM outputs.NAVARRO et al. The DCMbased architecture obtains ηDCM = 1/(200 MHz · 625 ps) = 8. Fig. whereas the IODELAYE1-based architecture obtains ηDCM = Fig. The architecture is simplified and there is no need to equilibrate the propagation paths.” (a) Pulse width. the IODELAYE1-based architecture achieves a higher resolution by using the resources present in the high-end Virtex-6 FPGA series. This architecture is. (b) Pulse-width increment. In contrast. One of the main advantages of this proposal compared to the previous one is that it allows generating as many PWMs as needed. This architecture features a straightforward implementation as it uses a single block instead of the multiphase circuit.5 ns/div. However.” (a) Pulse width. as the IODELAYE1 block achieves better performance. and (b) “001100” to “000000” for the IODELAYE1-based architecture.: SYNCHRONOUS FPGA-BASED HIGH-RESOLUTION IMPLEMENTATIONS OF DIGITAL PULSE-WIDTH MODULATORS 2523 Fig. therefore. 14. If we consider the ratio η = 1/f clk. this architecture is recommended for systems requiring a few PWM outputs. 15. IODELAYE1-based HRPWM architecture performance for duty commands from “000000” to “100000. max · Δton . frequency is determined by the DCMs instead of the multiphase circuit.

3. J. Barragan. S. pp. 11.. M. and 78 ps for the IODELAYE1-based architecture. V. no. Nomura. no.. TX. pp./Apr. M. J. Power Electron. 2007. pp. IEEE 35th Annu. Electron. 2011. Chaptal. “Optically-activated gate control for power electronics. “High efficiency dc–dc converter with twin-bus for dimmable LED lighting. vol. 6. J. Wang. Mediano. [14] O. 2008.” IEEE Trans. Elbasri.. E.. S. Prodic. we have proposed two novel fullysynchronous HRPWM implementations using different FPGA resources: the DCM and the I/O delay element (IODELAYE1). 3106– 3116.. Ind. vol. 2011. 2011. 8. O.. Oct. 2003. Jul. D. 47. 58. M. Carretero. and C. pp. 11. vol. A. no. Ragon. 24–33. Ind. D. 356–364. to be published. Bidarte. showing the feasibility of the proposals. 26. 26. Burd´ ıo. Luc´ ıa. Gateau. J. 4689–4695. Lett. 692–697. J.” Reference Guide. A.” Electron.. vol. Ibarra.” IEEE Trans.. 5163–5171. “FPGA-based intelligent-complementary sliding-mode control for PMLSM servo-drive system. Corradini. 2010. Mill´ an. “Ultrahigh frequency dc-to-dc converters using GaAs power switches. Nov. IEEE Annu. M. Maksimovic. 2573–2587. Power Electron.” IEEE Trans. 2095–2100. no. [4] A. 2011. pp. The proposed DCM-based and IODELAYE1-based synchronous architectures have been implemented on a Xilinx Spartan-3E and Virtex-6 FPGA. 2010. and J. A. CONCLUSION Advances in power electronics and digital control have made necessary the development of high-resolution DPWMs to take the most of either high-frequency or high-precision power converters. vol. Electron. Spec. and E. Salmer. and J. Jan.” IEEE Trans. Jul. Austin. Sarnago. 2011. Electron. 23. Urriza. 25. Burd´ ıo. M. “Seriesresonant multiinverter for multiple induction heaters. 2008.. W. R. L. Boitier. Jan. Mazumder and T. 1790–1799. Acero. Kolar. Luc´ ıa. Power Electron. Sanders. K. 5.. Alonso. pp. 998–1007. Mar. 47. 25.. Olaguenaga. 18. Luc´ ıa. and L. Conf. vol. Peterchev. Ind. no. pp. 2003. 1671–1674. 2011. and C. Carretero. A. 2003. Maksimovic. pp.” IEEE Trans. 853–860. “SiC versus Sievaluation of potentials for performance improvement of inverter and dc–dc converter systems by SiC power semiconductors. 2863–2886. 10. vol. [15] A. “Parallel three-phase inverters: Optimal PWM method for flux reduction in Intercell transformers. and D.” IEEE Trans. Mar. 26. and H.. 18. Power Electron. Luc´ ıa. J. “Real-time FPGA-based hardware-in-the-loop simulation testbench applied to multiple output power converters. May 2011.” IEEE Ind. Yoshida. 18. S. pp. D. N. “Voltage source inverter. no. vol. [26] B. Acero.” IEEE Trans. Texas Instruments SPRU924C. “Digital control of power converters. [11] L. M. Maksimovic. no. L. [3] F. Simon-Muela. Appl. NO. May 2001. A. Acero. H. 2011. [5] S. J. “Dynamically reconfigurable PWM controller for three phase voltage source inverters. pp. V. and D. V. A. Barrag´ an. 301–308. D. and R. Wei. [18] L. Paramasivam. The experimental results show a resolution of 625 ps for the DCM-based architecture. vol.. “Series resonant multi-inverter with discontinuous-mode control for improved light-load operation. O. vol. H. Appl. VI. IEEE Power Electron. Puyal. Jinwen. J. 2008. the IODELAYE1-based architecture offers a higher resolution and number of PWM outputs with a straightforward implementation using the high-end Virtex-6 FPGAs. 16. Pongiannan. [16] A. [27] TMS320x28xx. Ind. and S. Boroyevich. “Phase-shift control of dual half-bridge inverter feeding coupled loads for induction heating purposes.. pp. R. 2860–2868. Mart´ ınez de Alegr´ ıa. R. 2009. M. Ajram and G. Nov. On the contrary... Po-Huan.. T. “Quantization resolution and limit cycling in digitally controlled PWM converters. Jul. S. Barrag´ an. Electron. A. [13] O. L. J.” IEEE Trans. Jan. [24] A. Professional Education Seminars Workbook. Mar. 8. K. Zheng. [8] E. and J. J. Power Electron. vol. “Load-adaptive control algorithm of half-bridge series resonant inverter for domestic induction heating. no.” in Proc. V. Urriza. [12] O. Power Electron. 1560–1565. L. 1. no.” IEEE Trans. “High-frequency digital PWM controller IC for dc–dc converters. 1. 2. 2011. Ind. vol. 2004. Lai. respectively. and D. Power Electron. [21] S. 2011. Power Electron./Apr. pp. 2. [10] R. Faa-Jeng. “High efficiency ac–ac power electronic converter applied to domestic induction heating. Peterchev and S. Burd´ ıo. REFERENCES [1] O. I. and E. Burd´ ıo. pp.” IEEE Trans. Burd´ ıo. 7. Both solutions are complementary and cover a wide spectrum of cost/performance applications. Prodic.. pp. Sarkar.2524 IEEE TRANSACTIONS ON POWER ELECTRONICS. Aug. 2009. Spec. S. no. pp. Luc´ ıa. no. pp. Y. I. vol. no. Zane. “Matrix converter protection and computational capabilities based on a system on chip design with an FPGA. Jun. Power Electron. and I. The IODELAYE1-based architecture presents a four times better efficiency that leads to a more power-efficient architecture. Mill´ an. Waffler. I. 24. X. 594–602. and N. Yu. 670–671. Ying-Chih. vol. Barrag´ an. 2. Dallas. 5. no. “High-resolution pulse width modulator (HRPWM). Power Electron. Ahmed.. [2] O. I. “Digital pulse width modulator architectures. Barrag´ an. 2969–2979.” IEEE Trans. The DCM-based architecture can be implemented using the resources present in low-cost FPGAs. vol.” IEEE Applied Power Electronics Conference and Exposition.” in Proc.. C. “Switching characteristics of GaN HFETs in a half bridge package for high temperature applications. Jonq-Chin. 27. . In this paper. Luc´ ıa. Luc´ ıa. Yadaiah. Erickson. 2184–2191. 2872–2882. 10. 893–898. Ind.” IEEE Trans. [9] B. Acero. Mar. [7] O. pp.. Power Electron. vol.. “Architecture and IC implementation of a digital VRM controller. vol. W. C. Power Electron. MAY 2012 TABLE II PROPOSED HRPWM ARCHITECTURES COMPARISON 1/(400 MHz · 78 ps) = 32. Power Electron.” IEEE Trans. Mill´ an. 10. Power Electron. vol. Conf. [25] C. A. no. pp. Power Electron. Zirger. J. 438–446.” IEEE Trans. 7. J. Navarro. J. U. Acero. [17] A. TX. Navarro. Jim´ enez. [23] W. 26. 1.” IEEE Trans. vol. and the maximum clock frequency is determined by the DCMs instead of the multiphase circuit. 2012. 58. 26. 272–287. M. Biela. [19] J.. Alarcon. A. Sanders. Luc´ ıa. “Efficiency oriented design of ZVS half-bridge series resonant inverter with variable frequency duty cycle control. pp. 6. pp. [6] H. 15. Bjeletic. Syed. Andreu. Ma. Burd´ ıo. and O. no. vol. pp. no. Mag. “Modeling digital control laws for high-frequency VRM applications. 11. and S.. 56. 2010. Burd´ ıo. no. I. and M.” IEEE Trans. Patella. no. and G. no. no. [22] A. Ikeda. Jan. “Design and implementation of digital PWM controller for a high-frequency switching dc–dc power converter. E. 58. 8. Ormaetxea. vol. Masuda. Jim´ enez. Mohammed. “A versatile power electronics test-bench architecture applied to domestic induction heating. Schweizer. Kortabarria. Conf.” IEEE Trans. Stefanovic. and J.” IEEE Trans. vol. Meynard.” IEEE Trans. pp. M.” in Proc. VOL. Cougo. Arpilliere. 2001. pp.. “Fully digital hysteretic modulator for dc–dc switching converters. pp. [20] T. Maksimovic. 1. O. no. D. 2011. and I. Power Electron. Electron.” IEEE Trans. 26. L. Soc.

. . Batarseh.Sc. Iannello. respectively. 719–723. Scanlan.. Rahman. 6. 2009. and Ph. Symp. Power Electron. in 1989 and 1996. In 1993. C. and I. Batarseh. Poriazis. Rinne. “Universal and faulttolerant multiphase digital PWM controller IC for high-frequency dc–dc converters. 3054–3059. Lazaro. 2008. Since September 1988. pp. [42] Virtex-6 FPGA SelectIO Resources User Guide. [34] J. Urriza is a member of the Aragon Institute for Engineering Research. “FPGA-based high-resolution synchronous digital pulse width modulator. San Jose. Circuits Syst. He has been involved in different research and development projects. Barrag´ an is a member of the Aragon Institute for Engineering Research. Todorovich. Quintero. 2008. Urriza. 2771–2776. Spain in 1991 and 1998. Luc´ ıa is a member of the Aragon Institute for Engineering Research. low power application-specified IC design. [40] Spartan-3 Generation FPGA User Guide. and modulation techniques for power converters. University of Zaragoza. C.D. I.5). 1360–1366.Sc. Wang. 2010. He has been involved in different research and development projects on induction heating systems for home appliances. and A. [31] S. Z. Nov. “DPWM based on FPGA clock phase shifting with time resolution under 100 ps. L. M. degree from the University of Zaragoza.. “Digital pulse width modulator architectures. I. pp. [30] Z. Zaragoza. C. [36] A. Expo. Iannello.” in Proc. Syed. Jim´ enez is a member of the Aragon Institute for Engineering Research. and A. O. University of Zaragoza. IEEE Appl. W. respectively. 3036–3042. no. Power Electron. Conf. University of Zaragoza. Dr. and T. Jun. Ahmed. Power Electron. D. 2008. 42–47. Zaragoza. Zaragoza. ch.Sc. T. IEEE Int. N. Denis Navarro received the M. L.Sc. and A. Cobos. “High resolution FPGA DPWM based on variable clock phase shifting. [32] M. and digital control applied to power converters. and the Ph.D. UG331 (v 1. pp. in 2006 and 2010. pp. pp. Conf. Garcia. He is currently an Associate Professor with the Department of Electronic Engineering and Communications. degree at Department of Electronic Engineering and Communications. Conf. pp. He is involved in the implementation of new applications of ICs. Power Electron. O. 4689–4695. and Ph. Spec.” IEEE Trans. Xilinx. respectively.D. Barrag´ an. respectively. Halton. in 1988 and 1993.: SYNCHRONOUS FPGA-BASED HIGH-RESOLUTION IMPLEMENTATIONS OF DIGITAL PULSE-WIDTH MODULATORS 2525 [28] A. he has been an Associate Professor with the Department of Electronic Engineering and Communications. “FPGA-based digital pulse width modulator with optimized linearity. Artigas. University of Zaragoza. and O. 11.3). Sanz. “FPGA-based multiphase digital pulse width modulator with dual-edge modulation. Conf. 23. in 2009. Symp. Barrado. he designed the first SPARC microprocessor in Europe. IEEE Appl. [33] A.” in Proc. Spain. Conf. Expo. no. de Castro and E. “FPGA-based digital pulse-width modulator with time resolution under 2 ns. 1220–1225. vol. Electron. and E. and Ph.. de Castro and E. Zaragoza.” IEEE Trans. Navarro is a member of the Aragon Institute for Engineering Research.” in Proc. Prodic. A. resonant inverters.” in Proc. Batarseh. Nov. Expo. degree in microelectronics from the University of Montpellier. vol. G. Alarcon. Navarro. Spain. 25.. Spain.Sc. His research interests include digital circuits design and digital control of inverters for induction heating applications.NAVARRO et al. Spec. vol.” in Proc. Halton. Conf. 5. [29] K. degrees in electrical engineering from the University of Zaragoza. He has been involved in different research and development projects. respectively.” in Proc. G. Scanlan. Luc´ ıa. 3. multiple-output power converters.. ´ Oscar Luc´ ıa (S’04–M’11) received the M. San Jose. degrees in electrical engineering from the University of Zaragoza.. Huang. and the Ph.Sc. “Design of synchronous circuits with multiple clocks. Power Electron. Lukic. His main research interests include digital implementation of modulation techniques for power converters. pp. Power Electron. Luis Angel Barrag´ an received the M. pp. degree in telecommunications engineering from the University of Zaragoza. M. 2009. University of Zaragoza. 2009. vol. A. and J.” IEEE Trans. Power Electron. Expo. “FPGA based digital control with high-resolution synchronous DPWM and high-speed embedded A/D converter. de Castro... Power Electron. Scharrer. 2649–2660. Maksimovic.” in Proc. IEEE Appl. no. Scharrer. 2. 2006. [38] M. 2. CA. 24. IEEE Power Electron. E. S. He is currently an Associate Professor with the Department of Electronic Engineering and Communications. Conf. Zaragoza. 1995. Spain. Mr. degrees in electrical engineering from the University of Zaragoza. UG361 (v 1. A. His main research interests include digital control of switching converters for induction heating and the use of information and communications technologies to improve the quality of life. Ind. Dr. His current research interests include computer-aided designs for very large scale integration. J. Batarseh. pp. Huerta. ch. L.. Conf. Blake. 2009. M. [35] M. 933–936.” IEEE Int. His research interests include the field of domestic induction-heating. University of Zaragoza. 6. He is currently an Associate Professor with the Department of Electronic Engineering and Communications. vol. IEEE Appl. Dr. 3135–3141. A. 2007. “Segmented digital clock manager FPGA based digital pulse width modulator technique. ´ Oscar Jim´ enez (S’10) received the M. C.” in Proc.. in 1987 and 1992. Spec. His main research interests include induction-heating applications. C. Power Electron. pp. Jim´ enez. He is currently working toward the Ph. pp. Spain. resonant inverters. Zaragoza. 2004. CA. [39] D. W. and digital control and modulation strategies applied to power converters. [37] M. France. and K. Prodic. Feb. IEEE Appl. 1115–1119. Lukic. “All-digital DPWM/DPFM controller for low-power dc–dc converters.D. Dr. Andrew and S. 1075–1080. Todorovich. pp.D./Mar.. Huang. [41] R. Al-hoor. He is currently an Assistant Professor with the Department of Electronic Engineering and Communications. pp. Jos´ e Ignacio Artigas received the M. Isidro Urriza received the M. Xilinx. 2010.. Al-Hoor. and I. May 2010. “Window-masked segmented digital clock manager-FPGA-based digital pulse-width modulator technique.” in Proc. degrees in physics from the University of Zaragoza. 2009.D. IEEE Power Electron. Huerta.