You are on page 1of 4

1/18/13

[SOLVED] why is that every row should end with endcap


User Name Password Log in

Register

Lost password?

Resend activation?

Remember Me?

Forum
New Posts

Activity Stream
Unansw ered Posts

Search
FAQ

Help

Rules
Com m unity

Groups
Quick Links

Albums
Forum Rules

Blogs

What's New?
Advanced Search

Forum Actions

Forum

Digital Design and Programming

ASIC Design Methodologies and Tools (Digital)

[SOLVED] why is that every row should end with endcap

+ Post New Thread


Thread: why is that every row should end with endcap
LinkBack Thread Tools

Results 1 to 7 of 7

Search Thread

11-09-12, 06:12

#1

vivekrajeev
Junior Member level 2

why is that every row should end with endcap


Hi Guys I have a doubt why is that every row should end with an endcap. What happens if we dont have endcap. Whats inside end cap

Join Date: Location: Posts: Helped: Points: Level:

Feb 2011 bangalore 23 0/0 431 4

Transistor
Reply With Quote

TI's LM5027
www.ti.com

Voltage Mode Active Clamp PWM Controller for High Speed Operation

11-09-12, 07:13

#2

Manochitra
Member level 2

Re: why is that every row should end with endcap


hi... In SOC Encounter end cap definition is End-cap cells are preplaced physical-only cells that are required to meet certain design rules. They are placed at the ends of the site rows, and are used in some technologies for power.distribution. End-cap cells are placed in a preplaced status, so future placement commands do not move them. Add end-cap cells to the design before any other standard cells are placed, but after hard blocks are placed in the floorplan.

Join Date: Posts: Helped: Points: Level:

Dec 2011 46 15 / 15 499 4

In addition to that Endcap cells are placed at the end in order to avoid routing of macros outside the core. if u want in detail refer this http://www.cadence.com/Community/for...128/23378.aspx
2 members found this post helpful. Reply With Quote

Design and verification Mode rn program m ing e nvironm e nt for e , Syste m Ve rilog, Ve rilog and VHDL. www.DVTEclipse .com RTL Debugging Made Easy Visualize and de bug VHDL and Ve rilog code .Te st Drive Now ! www.conce pt.de

www.edaboard.com/thread265324.html

1/4

1/18/13

[SOLVED] why is that every row should end with endcap

11-09-12, 07:36

#3

vivekrajeev
Junior Member level 2

Re: why is that every row should end with endcap


Originally Posted by Manochitra

Join Date: Location: Posts: Helped: Points: Level:

Feb 2011 bangalore 23 0/0 431 4

hi... Endcap cells are placed at the end in order to avoid routing of macros outside the core. if u want in detail refer this http://www.cadence.com/Community/for...128/23378.aspx

Hi how can endcap prevent routing outside the macro? I dint get it. Could you please elaborate

Transistor
Reply With Quote

Is Your Board Overpowered Save Your Syste m From O ve rvoltage Faults. Ge t ADI Powe r Guide He re . ww.Analog.com /Powe r-App-Bulle t EMI Shielding Solutions C ircuit Board Shie lds, EMI Gask e ts, Fe rrite s, R F Absorbe rs for EMI/R FI www.Le ade rTe chInc.com

11-09-12, 08:20

#4

Manochitra
Member level 2

Re: why is that every row should end with endcap


Originally Posted by vivekrajeev

Hi how can endcap prevent routing outside the macro? I dint get it. Could you please elaborate

hi... Endcap cells contains routing blockage in it.


Join Date: Posts: Helped: Points: Level: Dec 2011 46 15 / 15 499 4 1 members found this post helpful.

Reply With Quote

11-09-12, 08:35

#5

yadavvlsi
Advanced Member level 3

Re: why is that every row should end with endcap


ENDCAP are physical only cells and have n-well implants in it. ENDCAPs are used to avoid well proximity effect. As far as I know it doesn't have any metal and routing blockage over it. http://www.ieee-cicc.org/06-8-6.pdf
1 members found this post helpful.

Join Date: Location: Posts: Helped: Points: Level:

Nov 2010 Bangalore, India 866 403 / 403 7,045 19

www.edaboard.com/thread265324.html

2/4

1/18/13

[SOLVED] why is that every row should end with endcap


Reply With Quote

11-09-12, 09:12

#6

Manochitra
Member level 2

Re: why is that every row should end with endcap


hi.. if there is no metal how it is connected to the stripes??
1 members found this post helpful.

Join Date: Posts: Helped: Points: Level:

Dec 2011 46 15 / 15 499 4

Reply With Quote

Verilog Simulation & Test Ve rilog Sim ulator with autom atic te st be nch ge ne ration. www.syncad.com CCS C Compiler PIC /dsPIC DSC Support. 180% m ore Built-in functions, costs 50% le ss! www.C C Sinfo.com

11-09-12, 09:40

#7

yadavvlsi
Advanced Member level 3

Re: why is that every row should end with endcap


I forgot to mention, it has only power strip.

Join Date: Location: Posts: Helped: Points: Level:

Nov 2010 Bangalore, India 866 403 / 403 7,045 19

Reply With Quote

+ Post New Thread


Help needed for few Physical Design question ? | [USB]Difference between USB and HSIC?
Similar Threads
Why do LEDs blink every 32 seconds in PIC16f1827 with internal oscillator at 500kHz? (5) Problem with program that toggles portb every second in HI Tech C compiler (8) When do we place the row-end cap cells? (1) Should I switch to front end after 5 months of working in back-end? (7) Help me with C++ program that writes data every 100 timestep (5)

-- Edaboard Classic

Contact Us Forum for Electronics Privacy Statement Terms of Service Top

All times are GMT +1. The time now is 08:14. Powered by vBulletin Copyright 2010 vBulletin Solutions, Inc. All rights reserved. SEO by vBSEO 2011, Crawlability, Inc.

www.edaboard.com/thread265324.html

3/4

1/18/13

[SOLVED] why is that every row should end with endcap

www.edaboard.com/thread265324.html

4/4