You are on page 1of 4

1/18/13

Questions about standard cells & standard cells library


User Name Password Log in

Register

Lost password?

Resend activation?

Remember Me?

Forum
New Posts

Activity Stream
Unansw ered Posts

Search
FAQ

Help

Rules
Com m unity

Groups
Quick Links

Albums
Forum Rules

Blogs

What's New?
Advanced Search

Forum Actions

Forum

Digital Design and Programming

ASIC Design Methodologies and Tools (Digital)

Questions about standard cells & standard cells library

+ Post New Thread


Thread: Questions about standard cells & standard cells library
LinkBack Thread Tools

Results 1 to 10 of 10

Search Thread

02-08-12, 10:37

#1

R1kky
Newbie level 3

Questions about standard cells & standard cells library


Hi, Friends!
Nov 2011 3 1/1 249 2

Join Date: Posts: Helped: Points: Level:

could you, please, help me with several questions regarding std cells & libraries. 1. what it (std cells libraries) can be (i.e. classification on vt,coarse-grain, fine-grain etc) my suppose - vt could be high or low, also as mentioned coarse- or fine- grain, what else? 2. what track is? my suppose - tracks mean routing resources, track is the path in which wires can pass through. One track is approximately the minimum spacing between metal1 and metal2 via in a technology node . Track is generally used as a unit to define the height of the std cell. For example, a 12 track cell will be taller than a 9 track cell, a 12 track std cell will be taller, that means more metal1 routing space is available within the cell, hence cells will be faster. where as in a 9 track cell, the cell will be compact, but speed is less compared to 12 track. 3. how many metal level using in std cells? my suppose - 2 or 3 levels 4. what groups of std cells libraries consist? (for example, filler my suppose - even don't know, as told there A standard cell library is a collection of low-level logic functions such as AND, OR, INVERT, flipflops, latches, and buffers. These cells are realized as fixed-height, variable-width full-custom cells. The key aspect with these libraries is that they are of a fixed height, which enables them to be placed in rows, easing the process of automated digital layout. The cells are typically optimized fullcustom layouts, which minimize delays and area. A typical standard-cell library contains two main components: Library Database - Consists of a number of views often including layout, schematic, symbol, abstract, and other logical or simulation views. From this, various information may be captured in a number of formats including the Cadence LEF format, and the Synopsys Milkyway format, which contain reduced information about the cell layouts, sufficient for automated "Place and Route" tools. Timing Abstract - Generally in Liberty format, to provide functional definitions, timing, power, and noise information for each cell. A standard-cell library may also contain the following additional components: A full layout of the cells Spice models of the cells Verilog models or VHDL Vital models Parasitic Extraction models DRC rule decks An example is a simple XOR logic gate, which can be formed from OR, INVERT and AND gates. so from that i can point only "logical elements group", what else? thanks in advance.
Reply With Quote

02-08-12, 11:58

#2

soloktanjung
Full Member level 6

Re: Questions about standard cells & standard cells library

www.edaboard.com/thread261615.html

1/4

1/18/13
Join Date: Location: Posts: Helped: Points: Level: Nov 2006 nowhere 338 55 / 55 3,376 13

Questions about standard cells & standard cells library


Originally Posted by R1kky

3. how many metal level using in std cells? my suppose - 2 or 3 levels

The number of metal layers depend on the foundry and the technology (45 nm, 65 nm). I have used 130 nm technology with 6 metal layers. Thank you.
1 members found this post helpful. Reply With Quote

TI's LM5027 Voltage Mode Active C lam p PW M C ontrolle r for High Spe e d O pe ration www.ti.com SPICE Debugging Made Easy Easy de bugging and visualization of SPIC E ne tlists and SPIC E m ode ls www.conce pt.de

02-08-12, 12:10

#3

R1kky
Newbie level 3

Re: Questions about standard cells & standard cells library


Originally Posted by hairo

Join Date: Posts: Helped: Points: Level:

Nov 2011 3 1/1 249 2

The number of metal layers depend on the foundry and the technology (45 nm, 65 nm). I have used 130 nm technology with 6 metal layers. Thank you.

thanks for answer, is it correct, that used number of levels of metal for whole SoC and for stnd cell libs is the same number or it differs?

Reply With Quote

03-08-12, 12:01

#4

soloktanjung
Full Member level 6

Re: Questions about standard cells & standard cells library


Originally Posted by R1kky

Join Date: Location: Posts: Helped: Points: Level:

Nov 2006 nowhere 338 55 / 55 3,376 13

that used number of levels of metal for whole SoC and for stnd cell libs is the same number or it differs?

I dont quite understand your question. In my design, I have a logic + memory block both using 130 nm and 6 metal layers in one die. Thank you.

Reply With Quote

Allegro IC Solutions
www.allegromicro.com

Power & Hall-Effect Sensor ICs. Application-Specific Designs

06-08-12, 08:41

#5

www.edaboard.com/thread261615.html

2/4

1/18/13
oratie
Full Member level 3

Questions about standard cells & standard cells library


Re: Questions about standard cells & standard cells library
Usually, the std cell library contains only Metal1, sometimes it may contain M2. I never saw more than 2 metal layers in the std. cell library. In addition to multi-Vt libs, exist multi-channel_length std cell libraries (also for leakage optimization). Groups of cells (I do not know are there standards in naming of such groups): Simple logic (nand, not, inv, buf, ...) Complex logic (aoi, oai, 1-bit adder...) Sequential (flip-flops, latches, scanFF) Clock (clock buffers, clock inverters, clock-gating cells) Misc (fillers, decap, tap, antenna diode, bus holder ...) ECO (spare cells) Power managetment (power switch, level-shifter, isolation, retention, always-on)
2 members found this post helpful. Reply With Quote

Join Date: Posts: Helped: Points: Level:

Jan 2007 186 100 / 100 2,434 11

06-08-12, 11:51

#6

soloktanjung
Full Member level 6

Re: Questions about standard cells & standard cells library


Originally Posted by oratie

Join Date: Location: Posts: Helped: Points: Level:

Nov 2006 nowhere 338 55 / 55 3,376 13

Usually, the std cell library contains only Metal1, sometimes it may contain M2. I never saw more than 2 metal layers in the std. cell library.

Thank for the info.

Reply With Quote

08-08-12, 07:46

#7

jeet_asic
Full Member level 3

Re: Questions about standard cells & standard cells library


Usually, the std cell library contains only Metal1, sometimes it may contain M2. I never saw more than 2 metal layers in the std. cell library. Thanks sir. While doing a project on Std. cell we were allowed to use only M1 . But when we started layouts for higher drive strength gates , its became almost impossible to route , as M1 was overlapping. So how to come out of this problem and why don't we use M2 layer? Track size was 9.

Join Date: Location: Posts: Helped: Points: Level:

Nov 2011 Bangalore 153 19 / 19 1,396 8

Reply With Quote

Programming For Beginners Fre e course s to le arn program m ing O nline . C oding starts he re www.le arnstre e t.com

Is Your Board Overvolted? Save Your Syste m From O ve rvoltage Faults. Ge t ADI Powe r Guide He re . ww.Analog.com /HotSwap-App-Bulle

08-08-12, 07:58

#8

oratie
Full Member level 3

Re: Questions about standard cells & standard cells library


But when we started layouts for higher drive strength gates , its became almost impossible to route , as M1 was overlapping. I've used std. cell library with x40 drive strength - and M1 was enough to draw such cells. So how to come out of this problem and why don't we use M2 layer?

Join Date: Posts: Helped: Points: Level:

Jan 2007 186 100 / 100 2,434 11

www.edaboard.com/thread261615.html

3/4

1/18/13

Questions about standard cells & standard cells library


Less metal layers in the std cells -> more metal layers for routing -> less chip area. The library, that contains M1+M2, used M2 only for power rails (reduce IR-drop and prevent EM issues). The answer - if M1 is enough to draw all needed cells without area increasing of these cells - no reason to use additional metal layers inside cells.
1 members found this post helpful. Reply With Quote

08-08-12, 08:09

#9

jeet_asic
Full Member level 3

Re: Questions about standard cells & standard cells library


Less metal layers in the std cells -> more metal layers for routing

Join Date: Location: Posts: Helped: Points: Level:

Nov 2011 Bangalore 153 19 / 19 1,396 8

Sorry , my bad. But i didn't get this line. Sir can you elaborate this little more.

Reply With Quote

08-08-12, 08:37

#10

Somashekhar
Member level 1

Re: Questions about standard cells & standard cells library


Metal2 usage does not depend on the drive strength of the cell. Complex cells like flop, scan flops and mux require metal2 (7 or 9 track require). Metal2 usage blocks lot of routing resource when the particular cell is used in the design. For example : U have used metal2 horizontally to connect two nets in "X" standard cell. And if routing direction of metal2 in the design is vertical. If the "X" standard cell is used in the design, it blocks lot met2 routing resource.
1 members found this post helpful.

Join Date: Location: Posts: Helped: Points: Level:

Jan 2010 India 41 6/6 783 6

Reply With Quote

+ Post New Thread


Address increment/decrement mode in DMA Controller | Questions regarding delay in wire
Similar Threads
standard I/O cells. Need for I/O as standard cells (3) AMS .35 Process: Digital Standard Cells - Core cells Vs Periphery cells (0) Create a standard cells library (1) What is the difference between macros & standard cells? (2) What is the difference between ECO cells and conventional standard cells? (8)

-- Edaboard Classic

Contact Us Forum for Electronics Privacy Statement Terms of Service Top

All times are GMT +1. The time now is 09:58. Powered by vBulletin Copyright 2010 vBulletin Solutions, Inc. All rights reserved. SEO by vBSEO 2011, Crawlability, Inc.

www.edaboard.com/thread261615.html

4/4