22 views

Uploaded by toshgangwar

- Grade2 1st Q MATH-Answer Key
- Digital Questions Objective
- Lesson Plan
- Pipelined Mul
- operations on bits
- Alu
- CSO_03 - Addition and Subtraction of Signed Binary Numbers
- comb_circ.pdf
- Student Center Learning
- 2
- Parallel Adder
- A Method for 4x4 Digit Mental Multiplications
- The Read Real
- Building the ALU
- ch04
- Flow Charts1
- Arithmetic Circuits
- Archi manual
- Doc 0468
- Lec11

You are on page 1of 7

EXPRIMENT NO. 02 Date : TITLE: Study of IC 74LS83 as a BCD Adder AIM: Design and implement single digit BCD adder using binary adder IC. APPARATUS: Digital Trainer kit, IC 7483(4 bit full adder), IC 7408 (Quad Two Input AND Gate), IC 7432(Quad Two Input OR Gate), connectors. THEORY: A BCD adder is a circuit that adds two BCD digits and produces a sum digit also in BCD. BCD addition procedure can be summarized as follows, 1. Add two BCD numbers using normal Binary Addition. 2. If the four bit sum is equal or to less than 9 no correction is needed. The sum is in proper BCD form. 3. It the four-bit sum is greater than 9 or if carry is generated from the four bit sum, the sum is invalid according to BCD form. 4. To correct the invalid sum, Add (0110)2 i.e. 6 to the four bit sum. If carry results from this addition, add it to next higher order BCD digit. Thus to implement BCD adder we require : a. 4 bit binary adder for initial addition. b. Logic circuit to detect sum greater than 9. c. One more 4 bit adder to add (0110)2. IC 7483: A3, A2, A1, A0 and B3, B2, B1, B0 are the input of the IC 7483. Cin represents the carry input while Cout represents carry output.

MSB.

BCD adder using two 4-bit binary adder IC 7483. Case I: Sum 9 and carry = 0 The output of combinational circuit y=0. Hence B3 B2 B1 B0 = 0000 for adder 2. Hence output of adder 2 is same as that of adder 1. Case II: Sum > 9 and carry = 0 If S3 S2 S1 S0 of adder 1 is greater than 9, then output Y of combinational circuit becomes 1. Hence B3 B2 B1 B0 = 0110 (of adder 2). Hence six (0110) will be added to sum output of adder 1.

Case III: Sum 9 but carry = 1 As carry output of adder 1 is high, y=1. So B3 B2 B1 B0= 0110 (of adder 2) Hence six (0110) will be added to sum output of adder 1. We get the corrected BCD result at the output of adder 2.

Design Procedure BCD adder: 1. 2. 3. 4. 5. Draw the truth table of the BCD adder and the logic circuit. Make the circuit connections according logical circuit diagram. After implementing the circuit connect Vcc. Verify truth table. Try out the various combinations of BCD numbers which are added by the circuit Observe the logical output. DESIGN FOR BCD ADDER 1. Truth Table for BCD addition

K-MAP

Y=S4.S3+S3.S2

CONCLUSION:

4 BIT BINARY SUBTRACTOR: To perform binary subtraction with the adder IC, 2s complement logic is applied here. If we want to perform operation (A-B) then in this subtraction A is minuend and B is subtrahend. Following procedure will be takes place : 1. Take 2s complement of subtrahend. 2s complement of any number= 1s complement + 1 2. Add 2s complement of subtrahend in minuend. The circuit for subtracting A-B consists of an adder with inverters, placed between each data input B and the corresponding input of full adder. The input carry C0 must be equal to 1 when performing subtraction. LOGIC DIAGRAM: 4-BIT BINARY SUBTRACTOR

TRUTH TABLE:

Input Data A

Input Data B

Subtraction

A4

A3

A2

A1

B4

B3

B2

B1

S4

S3

S2

S1

1 0 0

0 1 1

0 1 1

1 1 0

0 0 0

0 1 0

1 0 0

1 1 1

1 1 1

0 0 0

1 0 1

1 1 0

0 0 1

PROCEDURE: (i) (ii) (iii) RESULT: Make Connections as per given in circuit diagram. Apply Logical inputs as per truth table. Observe the logical output and verify with the truth tables.

CONCLUSION:

Oral Question 1. Is carry look ahead generator is possible to draw with half adder? If not then why with full adder only? 2. Write truth table of full substractor. 3. What is glitch? How to avoid it? 4. Why we add 6 to BCD adder. 5. What is disadvantage of 2s complement. 6. In K-MAP why we put the terms as 00 01 11 10 instead of 00 01 10 11 7. Explain why look ahead carry is used in adder 8. Design BCD Adder. 9. What are weighted and nonweighted codes? 10. Define half adder and full adder. 11. Define half subtractor and full subtractor. 12. Draw and explain the block diagram of n-bit parallel adder. 13. Explain the method used for carry look ahead generation. 14. Explain the working of n-bit full subtractor with the help of neat block diagram. 15. What is 1s and 2s complement? 16. What is the difference between 1s and 2s complement? 17. What do you mean by comparator? 18. What is 9s and 10s complement? 19. What is the function of IC 7483? 20. What is positive and negative logic 21. What is SOP and POS. 22. What is use of Excess 3 code. 23. Give the Binary, Hexadecimal, BCD, and Excess-3 code for decimal 14. 24. Give 1's and 2's complement of 19. 25. Write 9s and 10s complement of 6.

- Grade2 1st Q MATH-Answer KeyUploaded byflower.power11233986
- Digital Questions ObjectiveUploaded bySathiya Gunasekaran
- Lesson PlanUploaded byFelicia Veronica Bondad
- Pipelined MulUploaded bySanjay Ch
- operations on bitsUploaded byPrabhjot Kaur
- AluUploaded byacap
- CSO_03 - Addition and Subtraction of Signed Binary NumbersUploaded byAdrianaSoanca
- comb_circ.pdfUploaded bySrinivasan Krishnan
- Student Center LearningUploaded byAshley Lee
- 2Uploaded byAnonymous VKoRot
- Parallel AdderUploaded bymdbelalrshd
- A Method for 4x4 Digit Mental MultiplicationsUploaded byAshish Kapoor
- The Read RealUploaded bymonsieur_son
- Building the ALUUploaded byGiacomo Becatti
- ch04Uploaded byprasannakumar_7
- Flow Charts1Uploaded byThiagu Rajiv
- Arithmetic CircuitsUploaded byjames-lawson
- Archi manualUploaded byFazeelat Mazhar
- Doc 0468Uploaded byALEX SAGAR
- Lec11Uploaded byPrasad Nagavara
- 01106762Uploaded bySahit Babu Pamarthi
- logic6Uploaded byrio cassidy
- SANGEEUploaded byrajesh99mainframe
- SN74LS83DUploaded byomarxy2
- IA Test 2 EC1357 QpUploaded byHariprasath Subbarao
- EE141-Proj2Uploaded bySrikar Babu
- A Redundant Decimal Floating-point AdderUploaded byhari
- How to Solve Number Series Problems Easily by TricksUploaded byLouise Veronica Jose
- Differential - Simon Work 1Uploaded bysimon
- math first quarter calendarUploaded byapi-260871779

- IGNOU FEG-02 Solved Assignment 2013 FreeUploaded byManish Kumar Bhardwaj
- ComputerUploaded bytoshgangwar
- The Fault in Our Stars FilmUploaded bytoshgangwar
- SettingUploaded bytoshgangwar
- Cabinet Ministers - 2014Uploaded bychand_yel
- IAS Prosp 16Uploaded byVarshini Kandikatla
- PackagesUploaded bytoshgangwar
- Nested PackageUploaded bytoshgangwar
- Brochure for 2014 in 2003 VersionUploaded bybalagangadhar17
- Anne cv Frank Digital Edition Teachers PackUploaded byBhupesh Kumar
- JavaUploaded bytoshgangwar
- FinalUploaded bytoshgangwar
- Approved Annual Programme 2015Uploaded bySharath Hegde
- IIT -How to Apply for an InternshipUploaded bytoshgangwar
- Const.pock 2Pg.rom8Fsss(14)Uploaded bytoshgangwar
- 82 Ls Eng. & Hindi Mail Sent 27-5-2014Uploaded bytoshgangwar
- Key Bud 2014Uploaded bytoshgangwar
- Internships Opportunity - 2014Uploaded bytoshgangwar
- Internship GuideUploaded bytoshgangwar
- Const.pock 2Pg.rom8Fsss(14)Uploaded bytoshgangwar
- Cabinet Min PortUploaded bytoshgangwar
- Budget SpeechUploaded byOutlookMagazine
- Budget 2014 FeaturesUploaded byOutlookMagazine
- IGNOU FEG-01 Solved Assignment 2013Uploaded byBiswajit Behera
- IGNOU BHFS-101 Solved Assignment 2013Uploaded bytoshgangwar
- Online Journalism Internship ApplicationUploaded bytoshgangwar
- Online Journalism Internship ApplicationUploaded bytoshgangwar
- Gate 2014Uploaded byGaurav Makwana

- decodersUploaded byRenita Mink
- Algebraic Logic and Algebraic MathematicsUploaded byalex_az
- An Introduction to Logic Circuit TestingUploaded bymedo2005
- Conditional StatementsUploaded byswayam siddha kar
- Analogue and Digital Electronics - Student WorkbookUploaded byBluff Flers
- 03gerbanglogikaaljabarbooleanUploaded byAnzir Tanjung
- LD Lab Manual 2011 FinalUploaded byPraveen Kumar
- Digital circuits UNIT 2Uploaded byhari
- ShortsUploaded bykepler1729
- Posts CriterionUploaded byGaurav Khullar
- Experiment 1Uploaded byRuben Wolff
- Discrete MathematicsUploaded byJoel Sam Mathew
- Comb GatesUploaded byTwins Leong
- Work Sheet 3 Combinational Logic CircuitUploaded byMehrez Saafi
- Introduction to Advanced Mathematics (7E) Solutions Manual.pdfUploaded byDavid Joyce
- MT131 M131 00966597837185 TMA حل واجبات MT131 M131 المهندس أحمد @ الجامعة العربية المفتوحةUploaded byMohamed Ali
- K.L.P. Mishra(FLAT)Uploaded byPiyush Joshi
- hw1Uploaded byClark Chen
- simocode-dp_handleiding_1403974.pdfUploaded byAssem Saffarini
- Boolean Algebra and Logic SimplificationUploaded byKirui Bore Paul
- Dem AnnualUploaded byperumalraj03
- Teller-Formal Logic PrimerUploaded byIVeverm0re
- Chapter1p1Uploaded byJosé Natal
- Topics in General Mathematics HandoutUploaded byFloribel Ole
- DLD-1Uploaded byAdnan Ashraf
- 868a Computer Sc-1- QpUploaded byRudra Saha
- 04_Logic_Analysis_supp4.pdfUploaded byFlyupward
- Chapter_3_of_LPL_textbook.pdfUploaded byandrea
- 1 1 6 ak componentidentification digitalUploaded byapi-290804719
- CS 2207 Digital Electronics LabUploaded bySingh Vel