You are on page 1of 21

GSM BTS Development & GSM/EDGE Receiver based on FDE

Dinakar. P dinakarp@tenet.res.in Dept. of Electrical Engineering Indian Institute of Technology - Madras

ComNet - 2007

Introduction: GSM
Global System for Mobile Communication (GSM) Currently ~ 670 networks in 213 countries and territories Frequency bands (MHz) 450, 850, 900, 1800, 1900 Very rapid growth in subscribers (1275M-2/05, 1600M-12/05, 2000M-12/06) Aggressive evolution to 3G EDGE, Wideband CDMA Air Interface Based on FDD TDMA Raw bit rate: 270.83 kbps Each physical channel is shared (TDMA) by 8 users Data service: HSCSD (Circuit-Switched) & GPRS (Packet-Switched)

GSM Cellular Network

GSM BTS Specification

Single TRX (Single carrier) Low power Supports multiple bands GSM 900, 1800 and 1900 Standard compliant Remote monitoring capability Low cost

Base Station Unit

Processor Section Baseband Section RF Section

POE

BSC

Antenna

GSM Receiver - Equalizer

GSM Receiver EqualizerCont

MLSE based receiver Generates soft-bit (SOVA) Implemented on DSP Processor loading: ~60 % (MIPS) Standards compliant Transparent to GPRS reception

GSM: Time Division Multiple Access


GSM TDMA frame

8 4.615 ms

GSM time-slot (normal burst)


tail user data S Training S user data guard tail space

3 bits

57 bits

1 26 bits 1 577 s

57 bits

Raw Bit Rate per Slot: 270.8*(114/156)*(12/13)/8 = 22.8 kbps General Packet Radio Service (GPRS) = 14.4 kbps / Slot High Speed Circuit-Switched Data (HSCSD) = 64 kbps / 4 Slot

Evolution of GSM: EDGE


Need higher date rate ?

Use higher order modulation !!!

EDGE Enhanced Data rate for Global Evolution Enhancement of GPRS is EGPRS and HSCSD is ECSD Retains GSM characteristics: Symbol duration Frame structure Spectral characteristics Constellation: GMSK (1bit/sym) and 8PSK (3bit/sym) Symbol duration: 3.69 S. Delay Spread as high as 17 S Traditional GSM Equalizer: MLSE
Memory Length (L):5 No. of State in MLSE: GSM 2L (32) EDGE 8L (32768)
** Number of Channel Taps: L + 1

Equalization Techniques for EDGE


Traditional Equalization Techniques: Delay Decision Feedback Sequence Estimation (DDFSE) Reduced-State Sequence Estimation (RSSE) DFE combined with nearest-neighbor symbol perturbation Turbo Equalization with a core low complexity equalizer Equalizers like MAP-DFE, Zero-forcing filter . . .

Is Frequency Domain Equalization Techniques are feasible for EDGE ?

EDGE: Simulation Model

A quick glance at Frequency Domain Equalization


Time-Domain Convolution
copy CP v samples
Block i

Frequency-Domain Multiplication
copy CP
B l o c k (i+1)

N samples

A different look on Burst Structure


Guard Interval Guard Interval

Unique Tail Symbols Word-1 (3)

Data Training Data Pre-Amble Data & Training Sequence Sequence (58+26+58) Post-Amble (58) (26) (58)

Unique Tail Symbols Word - 2 (3)

Interfering Block (i-1)

Block (Length N= 145) (i)

IBI Removal and CP Construction

BER Performance: Proposed FDE vs MMSE Equalizer


Static Channel

** Ideal Channel Estimation

Efficient Frequency-Domain Equalizer

Tail Symbols (3)

Data Pre-Amble (58)

Training Sequence (26)

Data Post-Amble (58)

Tail Symbols (3)

64-Pt Block

64-Pt Block

Training Sequence is used as known pattern and the cyclic prefix is constructed accordingly Separate FDE for Post-Amble and Pre-Amble Same channel values are used for both the FDE

BER Performance: Full Block FDE and Modified 64 Pt FDE


Static Channel

** Ideal Channel Estimation

FDE for longer channels

Equalization of Post-Amble
Tail Symbols (3)

Training Sequence (26)

Post-Amble (58)

64-Pt Block
Cyclic Prefix Reconstruction

FDE for longer channels


Equalization of Pre-Amble
Guard Interval

Tail Symbols (3)

Data Pre-Amble (58)

Training Sequence (26)

Data Post-Amble (58)

Tail Symbols (3)

Training Sequence (26)

Pre-Amble (58)

Tail Symbols (3)

64-Pt Block

BER Performance with proposed CP reconstruction procedure


Hilly Terrain: Slow fading channel CP Reconstruction: 2 Iterations

** Ideal Channel Estimation

EDGE: System Model

Summary

Compared with Time-Domain MMSE Much better Implemented on DSP Standards compliant Possible enhancement: Over-sampling & receive diversity

MIPS
Cycles/ Burst Mega Cycles/ Second BF 537 600 MIPS

Memory
kBytes BF 537 64 kBytes

Best Case
(Shorter Channel)

13622

24

4%

7.4

11%

Worst Case
(Longer Channel)

25114

45

8%

7.6

11%

You might also like