## Are you sure?

This action might not be possible to undo. Are you sure you want to continue?

Set No.1

II B.Tech. I Semester Regular Examinations, November -2008 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering,Information Technology and Computer Science & Systems Engineering) Time: 3 hours Max Marks: 80 Answer any FIVE Questions All Questions carry equal marks

1. (a) Convert the following number with indicated bases to decimal [4×2=8] i. (1 0 1 1 1 1)2 = ii. (A 3 B)16 = iii. (2 3 7)8 = iv. (4 3)5 = (b) Obtain the 1’s and 2’s complements of the following binary numbers [4×2=8] i. 1 1 1 0 1 0 1 0 = ii. 0 1 1 1 1 1 1 0 = iii. 1 0 0 0 0 0 0 0 = iv. 0 0 0 0 0 0 0 0 = 2. (a) Simplify the following Boolean expression to a minimum number of literals. i. F = (B C + A D) (A B + C D) ii. F = WYZ + XY + X Z + YZ (b) Express the following function in sum of minterms and product of maxterms. F(A, B, C, D) = B D + A D + BD [8+8] 3. Implement the following Boolean function with NAND gates F (x,y,z) = Σ (1,2,3,4,5,7). 4. Design a code converter that converts BCD to excess - 3 code. [16] [16]

5. (a) Discuss indetail about sequential circuit. (b) Construct a JK ﬂip-ﬂop using a D ﬂip-ﬂop, a 2-to-1 multiplexer and inverter. [8+8] 6. (a) Design a serial Adder in shift registers. (b) Write a HDL behavioral description of shift register. [8+8]

7. (a) Explain about internal construction of 4 × 4 RAM (b) Design a combinational circuit using a ROM. The circuit accepts a 3-bit number and generates an output binary number equal to the square of the input number. [8+8] 8. Explain about SR Latch with example. [16]

1 of 1

Code No: 07A3EC16

Set No.2

II B.Tech. I Semester Regular Examinations, November -2008 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering,Information Technology and Computer Science & Systems Engineering) Time: 3 hours Max Marks: 80 Answer any FIVE Questions All Questions carry equal marks

1. (a) Convert the following numbers. i. ii. iii. iv. i. ii. iii. iv. (53)10 = ( )2 (231)4 = ( )10 (1 1 0 1 1 0 1)2 = ( )8 (4D.56)16 = ( )2

[4×=8]

(b) Add and subtract in binary 1 1 1 1 1 1 0 1 1 1 and 1 0 1 0 1 1 0 and 0 1 0 0 and 1 0 1 0 0 1 and 0 1 1 1 0 1 0 1 1 0 1 1 0 1 1

[4×=8]

2. (a) Implement the following Boolean function using AND, OR and inverter gates. F = xy + x y + y z. (b) Using the rules of boolean algebra, simplify the expressions that follow to the fewest total number of literals. [8+8] i. f = AB + ABC + ACD ii. f = B + AD+BC + [B+A(C+D)]1 3. Simplify the following Boolean function using four-variable map. F (w, x, y, z) = Σ (1, 3, 7, 11, 15) + d(0, 2, 5). 4. (a) Explain carry propagation in parallel adder with a neat diagram. (b) What is a decoder? Construct a 4×16 decoder with two 3×8 decoders. [8+8] 5. A Sequential circuit with two D ﬂip-ﬂops A and B, two inputs x and y and one output z is speciﬁed by the following next-state and output equation. [16] A(t + 1) = xy + xA z=B . B(t + 1) = xB + xA (a) Draw the logic diagram of the circuit. (b) List the state table for the sequential circuit. (c) Draw the corresponding state diagram. 6. (a) Write about the HDL behaviral description of a 4-bit shift register. 1 of 1 [16]

Code No: 07A3EC16 (b) Write about serial adder. 7. Explain about error detection and correction with example.

Set No.2

[8+8] [16]

8. (a) Write a procedure for analysing an asynchronous sequential circuit with SR latch. (b) Explain in detail about debounce circuit. [8+8]

2 of 1

Code No: 07A3EC16

Set No.3

II B.Tech. I Semester Regular Examinations, November -2008 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering,Information Technology and Computer Science & Systems Engineering) Time: 3 hours Max Marks: 80 Answer any FIVE Questions All Questions carry equal marks

1. (a) Perfprm the following binary multiplication operations i. 100010 × 001010 = ii. 001100 × 011001 = iii. 000100 × 010101 = (b) Write the one’s and two’s complements of the following example. i. 0011001 ii. 1110011 iii. 111111. 2. (a) State and explain the Duality principle with example. (b) Given the Boolean function F = xyz + xyz + wxy + wxy + wxy i. Obtain the truth table of the function ii. Draw the logic diagram using the original Boolean expression iii. Simplify the function to a minimum number of literals using Boolean algebra. [6+10] 3. Find all the prime implicatiants for the following Boolean functions and determine which are essential. F (A, B, C, D) = Σ (0, 2, 3, 5, 7, 8, 10, 11, 14, 15) [16] 4. (a) What is meant by encoder? (b) Design a 4 - input priority encoder. 5. Write the HDL behavioral description of a (a) D ﬂip - ﬂop (b) F ﬂip - ﬂop. 6. (a) Design a Serial Adder. (b) Write a HDL behavioural description of shift register. 7. (a) Explain about internal construction of 4×4 RAM. [8+8] [8+8] [4+12]

[10+6]

1 of 1

Code No: 07A3EC16

Set No.3

(b) Design a combinational circuit using a ROM. The circuit accepts a 3-bit number and generates an output binary numbers equal to the square of the input number. [8+8] 8. (a) Explain the diﬀerence between asynchronous and synchronous sequential circuits. (b) Write about Hazards in sequential circuits. [8+8]

2 of 1

Code No: 07A3EC16

Set No.4

1. (a) Find the decimal equivalent of the following two’s complement numbers. i. ii. iii. iv. v. 11111 10001 01010 10011 10101 [10+6]

(b) Explain about error Detecting code with example. 2. (a) Simplify each of the following expressions i. ABCD + A BCD + CD ii. (A + B) (A + B + D) (B + C + D) (b) Explain about positive and Negative logic in binary signals. 3. Obtain (a) Sum of product and (b) Product of sum expressions for the function given below F (A , B , C , D) = Σ (0, 1, 2, 5, 8, 9, 10) 4. (a) Implement a Boolean function F (x, y, z)= Σ (2, 4, 6) with a Multiplexer. (b) Explain about Tri - State gates in digital systems.

[8+8]

[16]

[8+8]

5. Design a sequential circuit with two JK ﬂip - ﬂops A,B with one input X and one out put Y. A (t + 1) = Ax + Bx B (t + 1) = Ax Y = Ax + Bx. [16] 6. (a) Design a serial Adder using shift register. (b) Write a HDL behavioral description of shift register. 7. (a) Explain about internal construction of 4×4 RAM with neat diagram. (b) Design a combinational circuit using a ROM. The circuit accepts a 3- bit number and generates an output binary number equal to the square of the input number. [8+8] 1 of 1 [8+8]

Code No: 07A3EC16

Set No.4

8. (a) Explain the diﬀerence between asychronous and synchronous circuit. (b) Deﬁne fundamental - mode operation. (c) Explain the diﬀerence between stable and unstable states. (d) What is the diﬀerence between an internal state and a total state.[4+4+4+4]

2 of 1

- Rr059210504 Digital Logic Design
- labr
- 1847138148how_to_crack_cbse-examination_(083).doc
- downloadfile_188.pdf
- tut2
- Topic 02
- ELX304-Topic1-Lesson 3_pr2.pdf
- Logic Synthesis - Wikipedia, The Free Encyclopedia
- Discrete Maths 2002 Lecture 31 3 Slides Pp
- CMNSEM 1111 012 Design Digital Systems Fractal Form DBC440
- Combs
- Alu
- Logic Design W7
- 07a3ec03 Switching Theory and Logic Design
- Tree's Logics = Basic Built in Binary Basics Across Logics Said Mchaalia (Draft Copy October 10th, 2013)
- Paper 1
- EEE130Lecture6_1
- ch02
- Lab Report 1
- Lecture 8
- 1240
- 74ls139
- 1-Syllabus Coe 081 202 01 Syllabus
- 10. RAMYA -IJEEER (1)
- 14Recursive Approach to the Design of a Parallel Self-Timed Adder
- Hardware Slides 05
- lessonplan_stld_2011
- 01465528
- EC304
- Dcvlsi Cpl

Skip carousel

- UT Dallas Syllabus for ee2310.001.09s taught by Nathan Dodge (dodge)
- DIGITAL ELECTRONICS AND CIRCUITS
- UT Dallas Syllabus for ce3320.002.10s taught by Mehrdad Nourani (nourani)
- UT Dallas Syllabus for ee2310.001 05f taught by Nathan Dodge (dodge)
- tmp7EC2.tmp
- UT Dallas Syllabus for ee2310.001.10s taught by Roozbeh Jafari (rxj065000)
- UT Dallas Syllabus for ce3320.002.11s taught by Mehrdad Nourani (nourani)
- UT Dallas Syllabus for ee2310.001.09f taught by Nathan Dodge (dodge)
- UT Dallas Syllabus for ee3320.002 06f taught by Poras Balsara (poras)
- Digital Circuits
- UT Dallas Syllabus for ee3320.001 05f taught by Poras Balsara (poras)
- tmp9CFE.tmp
- UT Dallas Syllabus for cs4341.001.09s taught by (moldovan)
- UT Dallas Syllabus for cs4141.002.07f taught by Galigekere Dattatreya (datta)
- As NZS 1102.112-1995 Graphical Symbols for Electrotechnology Binary Logic Elements
- VHDL Implementation of 4-Bit Full Adder Using Reversible Logic Gates
- As 1189.2-1982 Data Processing - Vocabulary Arithmetic and Logic Operations
- UT Dallas Syllabus for ee3320.002.09f taught by Poras Balsara (poras)
- UT Dallas Syllabus for ee2310.501.08f taught by Nathan Dodge (dodge)
- Design and Implementation of Low-Power and Area-Efficient 64 bit CSLA using VHDL
- Low Power Design flow using Power Format
- UT Dallas Syllabus for cs4341.0u1.11u taught by Miguel Razo Razo (mrazora)
- UT Dallas Syllabus for ee3320.002.08s taught by Mehrdad Nourani (nourani)
- UT Dallas Syllabus for cs4340.003 05s taught by Herman Harrison (hxh017200)
- UT Dallas Syllabus for ee3320.001.10f taught by Dinesh Bhatia (dinesh)
- UT Dallas Syllabus for ce2310.002.10s taught by Nathan Dodge (dodge)
- UT Dallas Syllabus for ee6301.001 05s taught by Mehrdad Nourani (nourani)
- tmp9D48
- UT Dallas Syllabus for ee2310.001 06f taught by Nathan Dodge (dodge)
- A Novel Power Efficient Reversible Asynchronous Counter

Skip carousel

- UT Dallas Syllabus for ee3120.101.09f taught by Tanay Bhatt (tmb018000)
- UT Dallas Syllabus for ee3120.104.10s taught by Tanay Bhatt (tmb018000)
- UT Dallas Syllabus for ee3120.502.07f taught by Tanay Bhatt (tmb018000)
- UT Dallas Syllabus for ce3120.003.09s taught by Tanay Bhatt (tmb018000)
- UT Dallas Syllabus for ee3120.002.08s taught by Tanay Bhatt (tmb018000)
- UT Dallas Syllabus for ce3320.002.11s taught by Mehrdad Nourani (nourani)
- UT Dallas Syllabus for ee3320.002 06f taught by Poras Balsara (poras)
- UT Dallas Syllabus for eedg6301.001.11s taught by Mehrdad Nourani (nourani)
- UT Dallas Syllabus for ee3120.003.08f taught by Tanay Bhatt (tmb018000)
- UT Dallas Syllabus for ee3320.001 05f taught by Poras Balsara (poras)
- UT Dallas Syllabus for ee3120.001.08f taught by Tanay Bhatt (tmb018000)
- UT Dallas Syllabus for ee3120.1u1.11u taught by (bxk105120)
- UT Dallas Syllabus for ee3120.105.11f taught by Tariq Ali (tma051000)
- UT Dallas Syllabus for ee3320.002.09f taught by Poras Balsara (poras)
- UT Dallas Syllabus for ce3120.104.10s taught by Tanay Bhatt (tmb018000)
- UT Dallas Syllabus for ce6301.001.07s taught by Mehrdad Nourani (nourani)
- UT Dallas Syllabus for ee3320.001.09f taught by (mxa086100)
- UT Dallas Syllabus for ee3320.002.08s taught by Mehrdad Nourani (nourani)
- UT Dallas Syllabus for ee3120.002 06f taught by Tanay Bhatt (tmb018000)
- UT Dallas Syllabus for ee3320.001.10f taught by Dinesh Bhatia (dinesh)
- UT Dallas Syllabus for ee6301.001 05s taught by Mehrdad Nourani (nourani)
- UT Dallas Syllabus for ee6301.001.10s taught by Mehrdad Nourani (nourani)
- UT Dallas Syllabus for ee3320.001.07s taught by Dinesh Bhatia (dinesh)
- UT Dallas Syllabus for ee6301.001.08s taught by Mehrdad Nourani (nourani)
- UT Dallas Syllabus for ee3320.001.08s taught by Dinesh Bhatia (dinesh)

Sign up to vote on this title

UsefulNot usefulClose Dialog## Are you sure?

This action might not be possible to undo. Are you sure you want to continue?

Close Dialog## This title now requires a credit

Use one of your book credits to continue reading from where you left off, or restart the preview.

Loading