Attribution Non-Commercial (BY-NC)

44 views

Attribution Non-Commercial (BY-NC)

- Flip - Flop JK Master Slave report
- 6868405 Static Timing Analysis
- List of Lab Exercises for VHDL Lab
- 2. Boolean Algebra Expressions and Theorems
- p400f08_lab9
- 04Digital_SequentialLogic
- MM74C926
- 6_ASM
- Digital Logic- Computer Architecture
- CS302 Collection of Old Papers
- Design of Sequential Circuits
- Lecture SYS 027 Synthesis Sequential
- A Time-domain Latch Interpolation Technique for (1)
- ch3
- A 6275 Eat
- Function of U1 CA555
- EE2310_hw3_sol
- Lect Pt2 Chap1516
- First PIC18F252 Program
- Lab Report6

You are on page 1of 15

fractional

decimal

number

(0.625) to

into

binary

Q. 3. What is a truth table ? Why is it so Called? Ans. Truth table lists the possible outcomes of all inputs to a logic gate. It is called so because it always gives true values.

Q. 4. How are analog and digital signals different from each other? Ans. Analog signals are continuous signals where as digital signals are discrete signals.

Q.5. Differentiate between positive and negative logic. Ans. If higher of two voltages is represented by I and lower by 0 the logic is positive. If lower of two voltages is represented by I and higher by 0, the logic is negative.

Q6 What is man inverter in digital electronics Ans .A logjcgate whose output is Inverse of its input is called as inverter

Q 7. What is meant by radix Or baae of a number system. Ans. Radix or base of a number system is the number of digits or distinct symbols used to represent various numbers.

Q.8.What is a flip-flop? Ans. A flip flop is a basic memory element made up of assembly of logic gates and is used to store I - bit of information.

Q. 9. What is race around condition in J-K flip flop ? What is its truth table? Ans. The truth table for J-K flip flop is:

When both inputs are high, the master flip flop is copied by the slave flip flop. It continuous to follow the master. This state is called race around condition in which continuous set and reset operations are performed.

Q. 10. What are universal logic gates? Ans. A logic gate which can perform all mathematical operations is called as logic gate. For example NAND and NOR gates.

Q.11.What is a latch? Ans. It is a D-flip flop and stores one bit oL data.

Q. 12. Convert the decimal number (453.75) into hesadecimal. Ans Integer part

Q 14 What is the difference between combinational and sequential circuit? Ans. Combinational circuits are formed by combination of various logic gates. Sequential circuits are formed by having a particular sequence of flip-flops.

Q. 22. What is XOR gate? Draw its Truth table. Ans. XOR gate is exclusive-Or gate. The output of this gate is high if and only if only one input is high the symbol is:

Q. 1. Convert hexadecimal number 8A 3D into decimal and binary equivalent. Convert decimal number 5796.12 into hexadecimal.

Q. 2. What are universal gates and why are they so called ? How can OR and XOR gate be realized using NAND gates only? Ans. Universal gates are those which can perform all basic logical operations. They are so called because all other gates can be realised using these gates. Examples are NAND and NOR gates:

Q. 6. What are advantages of use of binary numbers in digital computers? Ans. Binary numbers have numerous advantages in digital computers some of them are: (i) An ordinary switch has .two stages which can easily be represented by binary numbers. (ii) When a current flows through a wire, magnetic flux is created. Direction of flux is either positive (inward) or negative (outward). This can be easily represented by binary logic. (iii) A card with punched holes represents two states similar to binary system. (iv) Transistors are also two state devices and hence their representation can be done using binary number system.

Q. 7. What are signed binary numbers ? How subtraction of binary numbers is carried out in 2s complement representation? Ans. Signed binary numbers carry signs +ve or - ye to the binary number. For carrying out subtraction of binary number using 2s complement, we follow following steps (i) We take 2s complement of number to be subtracted, Add it to the number from which subtraction was to be performed. (ii) We check the result if end carry occurs it is discarded and a ye sign replaces +ve. If end carry does not occur, we take 2s complement of result and place a ye sign before it.

Q. 8. What are the different logic gates? Give their truth tables. Ans. Different logic gates are: 1. OR Gate

Q. 9. Give the logic diagram of clocked RS flip flop. Discuss its working. Ans. Logic diagram of clocked R - S

When the clock signal is low, the flip flop does not give high, the flip flops gives the output. The truth table is as shown below:

- Flip - Flop JK Master Slave reportUploaded bysuv_fame
- 6868405 Static Timing AnalysisUploaded byShruthi Brahmappa
- List of Lab Exercises for VHDL LabUploaded byDivyanshu Shekhar
- 2. Boolean Algebra Expressions and TheoremsUploaded bypeter25591
- p400f08_lab9Uploaded byFIboy SEn
- 04Digital_SequentialLogicUploaded byAlbert Trebla
- MM74C926Uploaded bymasoudamante
- 6_ASMUploaded byJonathan Roberto Rosas Arteaga
- Digital Logic- Computer ArchitectureUploaded byManvir Singh
- CS302 Collection of Old PapersUploaded bycs619finalproject.com
- Design of Sequential CircuitsUploaded byRaj Roy
- Lecture SYS 027 Synthesis SequentialUploaded byramjidr
- A Time-domain Latch Interpolation Technique for (1)Uploaded bySunil Pandey
- ch3Uploaded bysaranya r
- A 6275 EatUploaded byn_t_162
- Function of U1 CA555Uploaded bysjnl
- EE2310_hw3_solUploaded byJaffer Raza
- Lect Pt2 Chap1516Uploaded byAnsuman Mishra
- First PIC18F252 ProgramUploaded byGerson Oliveira
- Lab Report6Uploaded byTine Palileo
- loadUploaded byVijaya Chintala
- Latch Versus RegisterUploaded bySrikrishna Jana
- Lecture-1.2.5_UEC612_SeqCkts_FFs_Part1Uploaded bySiddharth Sharma
- CHAPTER 3 - Sequential Logic CircuitUploaded bySaadah Ibrahim
- SequentialUploaded byanbane
- lec13Uploaded byPronadeep Bora
- DFTUploaded byRahul
- 29F010.pdfUploaded byJosé Adelino
- 74373Uploaded byRisky
- Counter n Shift RegisterUploaded byEdwinIrianto

- Ingersoll-Rand (India) LimitedUploaded bySai Printers
- Thermal overload protector.docUploaded bySai Printers
- project report.docUploaded bySai Printers
- Autodesk INDEXUploaded bySai Printers
- CATIA 2016.docxUploaded bySai Printers
- dcs-1.docxUploaded bySai Printers
- shabir Ahmad lone..Final.docxUploaded bySai Printers
- surveying.docxUploaded bySai Printers
- Bharti.docxUploaded bySai Printers
- Project Construction Management of Large Highways PackagesUploaded bylokeshras12
- all in one for peint.docxUploaded bySai Printers
- 8TH LAST.docxUploaded bySai Printers
- Air BrakesUploaded byPrem Sharma
- Junaid c ProgramUploaded bySai Printers
- Embeeded SystemUploaded bySai Printers
- ProjectUploaded bySai Printers
- Railway Narkatiaganj IndexUploaded bySai Printers
- Railway NarkatiaganjUploaded bySai Printers
- Big Bazar MBA LaxminderUploaded bySai Printers
- Assessment ReportUploaded bySai Printers
- kUploaded bySai Printers
- studentApplication_2Uploaded bySai Printers
- Print Upload 1Uploaded bySai Printers
- Synopsis of Sachin 1 CopyUploaded bySai Printers
- 201011 Corporate OverViewUploaded bySai Printers
- mech pptUploaded bySai Printers
- Pcet Front PageUploaded bySai Printers
- New Microsoft Word Document (2)Uploaded bySai Printers
- AMBUJA PPTUploaded bySai Printers

- Small CloneUploaded byfranjax4
- ATmega165Uploaded bymike_helpline
- Group Study - Computers QuestionnaireUploaded bySheehan Kayne De Cardo
- 06CS33 Dec 2010Uploaded byRafael Barrios
- CountersUploaded bySubathra Devi Mourougane
- 70265DUploaded byMichael Marriott
- IARE MPID Lectures NotesUploaded byKrishna Kumar
- Fg 36972976Uploaded byAnonymous 7VPPkWS8O
- -HDLUploaded byjosesmn
- Electronic A Digital Integrated Circuits - M.C. SharmaUploaded byEnya Andrea Ribba Hernandez
- EI 63 Dsd 2marks &16 HintsUploaded byshussainmsyahoocom
- FOCA Chapter 1 HandoutUploaded bylistenbr
- HSPICE2_200703_LG_01Uploaded bymario sanchez
- manual_ttl.pdfUploaded byDinis Rodrigues
- TimingAnalysis Presentation v1 1Uploaded byBharath Desareddy
- Melag Vacu-23-31 - Fault DiagnosisUploaded byjoaquinespalter
- KT14203_Sem_2_20132014_Test_1_-_SolutionUploaded byb2uty77_593619754
- Digital Circuit DesignUploaded byJavier Cruz
- TtlUploaded byChaitanya Varma D
- Code Converters MuxUploaded byMaitrik Shah
- Secured Room FinalUploaded byNitin Yamdagni
- 74HC299Uploaded byDanang Erwanto
- sramUploaded byRicha Gupta
- Ne Amen Chap 014Uploaded byAnonymous jOfpZ2j7
- VLSI Lab Manual - Digital Cirucit Design Using VHDLUploaded bySakthikumar Balasundaram
- WesteWeb.fmUploaded byjacksparrow868
- Discussion Session 4-11Uploaded bySujeanKim
- Logic gatesUploaded byPrabhat Sonu
- lec05-fpga-6upUploaded byMatthew Battle
- Cad SapreportUploaded byAsad Hayat