This action might not be possible to undo. Are you sure you want to continue?
503 COMPUTER ORGANISATION & ARCHITECTURE (TA)
Module I Functional units of a Computer – Von Neuman Architecture -Steps involved in Execution of an instruction – Harvard Architecture - Performance measurement and benchmarking. Instruction formats – Survey of addressing modes - CISC and RISC. Computer Arithmetic – Implementing addition, subtraction, multiplication and division – Floating point representation – Floating point operations & their implementation. MIPS – architecture, addressing modes , instruction format and instruction set. Translating a C program into MIPS assembly language and machine codes. Module II Design of Data path and Control ( based on MIPS instruction set) - Design of data path to cover the basic memory reference (lw & sw), arithmetic/logical (add, sub, and, or) and branch instructions – Control of the single clock cycle implementation – Multi cycle implementation – Fetch, Decode, Execute and Memory access cycles – Design of control unit – Hardwired and Microprogrammed control. Enhancing Performance – Pipelining – overview of pipelining – pipelined datapath – pipelined control – data hazards and forwarding – data stalls – control hazards – branch hazards. Module III Memory system hierarchy – Caches – Mapping techniques – Replacement algorithm – Cache performance – interleaved memory – Virtual memory – Address translation. Interfacing I/O to Processor. Interrupts and Direct Memory Access. CISC microprocessors. Architecture of Intel 8086 - CPU, pin functions, instruction cycle time, addressing. Modes. VLIW architecture.
Text Book: 1. David A Patterson, John L Hennessy, Computer Organisation and Design – The Hardware / Software Interface, 3 /e, Elsevier Publications. 2. David A Patterson, John L Hennessy,Computer Architecture – A Quantitative Approach, 4 /e, Elsevier Publications. 3. Douglas V Hall, Microprcessors and Interfacing; Programming and Hardware, 2/e, TMH. References: 1. Hayes, Computer Architecture and Organisation, 3/e, Mc Graw Hill. 2. Kai Hwang, Advanced Computer Architecture: Parallelism, Scalability and Programmability, 1993, Mc Graw Hill. 3. Carl Hamacher, Zvonko Vranesic, Safwat Zaky, Computer Organisation, 5 /e, Mc Graw Hill.
This subject shall be handled by faculty of Dept.of Electronics and Communication. Question Paper The question paper shall consist of two parts. Part I is to cover the entire syllabus, and carries 40 marks. This shall contain 10 compulsory questions of 4 marks each. Part II is to cover 3 modules, and carries 60 marks. There shall be 3 questions from each module (10 marks each) out of which 2 are to be answered. (Minimum 40% Problems and design)