48 views

Uploaded by Dhilip Prabakaran

CS2202 - Digital Principles and System Design Question Paper

save

- cs2207-lm
- Nte 4053
- Ecad Lab Manual
- Paton - Fundamentals of Digital Electronics With Labview
- Lab 4
- 01 Digital Basics
- Digital Electronics Lab Viva Questions
- 2-Lecture Notes Lesson5 2
- home_assgn4-BEE-1B_C
- Digital Electronics
- 08 Multiplexers
- Lab 7
- A Multiplexer
- Lab Manual-1st Term
- NL7SZ18-D
- Automatic Room Power Controler
- Del620s Notes
- Report AP C54
- BE1 50-51M Overcurrent Relay
- Traffic Signal Project 121201060240 Phpapp01
- lab4_f04_ALU
- Viewing Signals in Model Reference Instances - MATLAB & Simulink Example - MathWorks India
- A Novel Design of Reversible Universal Shift Register with Reduced Delay and Quantum Cost
- Vsia Test Interchange
- Labsheet 1
- MM74HC155N
- 1760-sg001_-en-p.pdf
- Barrel Shifter
- Chp7_CountersRegisters_Part1
- Exp 9 Spring12 Re
- Fadia, Ankit - Encryption Algorithms Explained
- CS 2254 Operating System Question Paper
- 141302-QB
- CS 2202 -Digital Principles and System Design
- CS 2202-Digital Principles and Systems Design
- Gui Programming
- 11254
- Question Bank
- APTITUDE.doc
- COA QP
- 10270 - May June 2012 Question Paper
- CS2403 DSP Question Bank Group - New
- Gui Programming
- Digital Principles and System Design
- CS2202 Digital Principles and Systems Design 21298
- DPSD 2 Marks
- Dpsd 2 Marks
- CS 2202
- Cs2352 Principles of Compiler Design
- CS2405-VVQ
- CS 2032 Datawarehousing & Data Mining QB Topic Wise
- GE2022 - TQM QB
- SE QB W KEY
- CS2406 - LM
- CS2405 Computer Graphics Lab Manual
- Java Complete Manual
- 97394179-SYLLABUS-CS2202
- TQM - Barriers to TQM Implementation
- Java Complete Manual

You are on page 1of 3

:

**Question Paper Code :
**

Third Semester

11252

B.E./B.Tech. DEGREE EXAMINATION, APRIL/MAY 2011 Computer Science and Engineering

CS 2202 — DIGITAL PRINCIPLES AND SYSTEMS DESIGN (Common to Information Technology) (Regulation 2008) Time : Three hours

Answer ALL questions

PART A — (10 × 2 = 20 marks) 1. form.

Represent the decimal numbers –200 and 200 using 2's complement binary

3. 4.

Draw the schematic of half-adder logic.

Write the HDL description of the following circuit

5. 6.

Determine the size and number of multiplexers required to implement a full adder. and for a 2 KB

7. 8.

Write the state transition table of J-K Flip-Flop. Draw the timing diagram showing the output of a 2 stage synchronous counter with respect to its clock signal. Express the next state characteristics of D and SR flip-flops.

4

9.

10.

Define static and dynamic hazards. PART B — (5 × 16 = 80 marks)

21

Determine the number of address lines required for 512 bytes of memory memory.

4

21

2.

Write the truth tables of logical AND and XOR gates.

4 21

Maximum : 100 marks

(6) Or (b) (i) (ii) Draw the schematic of a magnitude comparator and give its truth table. into its equivalent octal and hexadecimal (10) (6) Perform (147 − 89 ) using 2's complement binary arithmetic. (ii) 12. (ii) A synchronous counter with four JK flip-flops has the following connections : ′ J B = QA Q D . (10) 4 21 (10) (6) (10) (10) (6) (6) 14. Show the external connections necessary to have a 128 × 8 RAM using a decoder and replication of this RAM. (10) (ii) Compare and contrast between encoders and multiplexers. (a) (i) 4 21 Or 2 Design a BCD to Excess-3 code converter using truth table and K-Map simplification. Draw the signals of a 32 × 8 RAM with control input.11. Or (b) (i) Minimize the following expression using Karnaugh map. (a) (i) State and prove the De Morgan's theorems. K B = QA 11252 . Y = AB C ′ + AC + B ′C . (ii) Draw the schematic of a full adder circuit and give its truth table. 13. (b) (i) Write short notes on the basic configuration of the three types of programmable Logic Devices. Design a combinational circuit that comprises only of NOR gates for the following expression giving the input output relation. (a) 4 21 JA = K A = 1. Y = A ′B C ′D ′ + A ′B C ′D + AB C ′D ′ + A B ′C ′D + A ′B ′C D ′ . (a) (i) (ii) Convert (1947 )10 representations. Y = A D ′ + B ′C + B C ′D ′ . (6) Design a combinational logic using a suitable multiplexer to realize the following Boolean expression.

design a hazard-free logic for the same input and output relation. xy 00 01 10 10 A A. (6) 21 4 4 21 A.J C = KC = QA QB J D = QA QB QC . If yes. (a) (i) (ii) Explain the working principle of switch debounce logic. and draw the output waveforms of the same. 15.0 A. (16) Or (b) Design a synchronous counter using JK flip-flops to count the following sequence : ‘‘1-3-15-5-8-2-0-12-6-9’’.0 (10) (b) (i) (ii) Determine whether the following circuit has a static hazard or not. and K D = QA Determine the modulus n of the counter.0 A.0 B. (10) Or Derive a circuit specified by the following flow table.0 B A.1 B.0 B.1 —————— 3 4 21 (16) (6) 11252 . Determine whether the circuit is stable or not whose excitation function is given by y = ( x 1 y )′ x 2 .

- cs2207-lmUploaded byAntony Sundar Raj
- Nte 4053Uploaded byCodinasound Ca
- Ecad Lab ManualUploaded byKiran Vudugu
- Paton - Fundamentals of Digital Electronics With LabviewUploaded bylakicar2
- Lab 4Uploaded bysun00
- 01 Digital BasicsUploaded byRohit Agrawal
- Digital Electronics Lab Viva QuestionsUploaded bypramodrp2007
- 2-Lecture Notes Lesson5 2Uploaded bykstu1112
- home_assgn4-BEE-1B_CUploaded byOzi ---
- Digital ElectronicsUploaded byChintha Venu
- 08 MultiplexersUploaded bypadmakiran_nakka
- Lab 7Uploaded byDesiree Mae Ibon
- A MultiplexerUploaded byregform
- Lab Manual-1st TermUploaded bycmp2012
- NL7SZ18-DUploaded byChandru S
- Automatic Room Power ControlerUploaded bySubhash Bajaj
- Del620s NotesUploaded byMichael Hsiao
- Report AP C54Uploaded byNguyễn Xuân Tú
- BE1 50-51M Overcurrent RelayUploaded byAngie León
- Traffic Signal Project 121201060240 Phpapp01Uploaded bykamleshkumar
- lab4_f04_ALUUploaded bySunil Kumar
- Viewing Signals in Model Reference Instances - MATLAB & Simulink Example - MathWorks IndiaUploaded byPasupuleti Sivakumar
- A Novel Design of Reversible Universal Shift Register with Reduced Delay and Quantum CostUploaded byJournal of Computing
- Vsia Test InterchangeUploaded byAbelGuilhermino
- Labsheet 1Uploaded byanon_248257978
- MM74HC155NUploaded byORION
- 1760-sg001_-en-p.pdfUploaded byFranklin Bravo Chufeliz
- Barrel ShifterUploaded byaarthi100
- Chp7_CountersRegisters_Part1Uploaded byAnonymous 7WsOWImu
- Exp 9 Spring12 ReUploaded byRashmiNegi

- Fadia, Ankit - Encryption Algorithms ExplainedUploaded byDhilip Prabakaran
- CS 2254 Operating System Question PaperUploaded byDhilip Prabakaran
- 141302-QBUploaded byDhilip Prabakaran
- CS 2202 -Digital Principles and System DesignUploaded byDhilip Prabakaran
- CS 2202-Digital Principles and Systems DesignUploaded byDhilip Prabakaran
- Gui ProgrammingUploaded byDhilip Prabakaran
- 11254Uploaded byDhilip Prabakaran
- Question BankUploaded byDhilip Prabakaran
- APTITUDE.docUploaded byDhilip Prabakaran
- COA QPUploaded byDhilip Prabakaran
- 10270 - May June 2012 Question PaperUploaded byDhilip Prabakaran
- CS2403 DSP Question Bank Group - NewUploaded byDhilip Prabakaran
- Gui ProgrammingUploaded byDhilip Prabakaran
- Digital Principles and System DesignUploaded byDhilip Prabakaran
- CS2202 Digital Principles and Systems Design 21298Uploaded byDhilip Prabakaran
- DPSD 2 MarksUploaded byDhilip Prabakaran
- Dpsd 2 MarksUploaded byDhilip Prabakaran
- CS 2202Uploaded byDhilip Prabakaran
- Cs2352 Principles of Compiler DesignUploaded byDhilip Prabakaran
- CS2405-VVQUploaded byDhilip Prabakaran
- CS 2032 Datawarehousing & Data Mining QB Topic WiseUploaded byDhilip Prabakaran
- GE2022 - TQM QBUploaded byDhilip Prabakaran
- SE QB W KEYUploaded byDhilip Prabakaran
- CS2406 - LMUploaded byDhilip Prabakaran
- CS2405 Computer Graphics Lab ManualUploaded byDhilip Prabakaran
- Java Complete ManualUploaded byDhilip Prabakaran
- 97394179-SYLLABUS-CS2202Uploaded byDhilip Prabakaran
- TQM - Barriers to TQM ImplementationUploaded byDhilip Prabakaran
- Java Complete ManualUploaded byDhilip Prabakaran