## Are you sure?

This action might not be possible to undo. Are you sure you want to continue?

Code No: 311901 III B.Tech. I-Semester Regular Examinations November, 2003 DIGITAL SYSTEMS DESIGN (Electronics and Computer Engineering) Time:3hours Answer any FIVE questions All questions carry equal marks --Explain about CAMP ALGORITHM with definitions. Write about Cube-Based algorithm. Find the CAMPII print out when it minimizes the example function of the Quine-MC cluskey algorithm. f1 (x1,x2,x3,x4,x5) = Σ(0,1,3,5,7-10,13-15,17,21,25,29) calculate DA, SSM, with help of a map. Obtain the ASM charts for the following state transitions: a) If x=0, control goes from state, T1 to state T2; if x=1, generate a conditional operation and go from T1 to T2. b) If x=1, control goes from T1 to T2 and then to T3; if x=0, control goes from T1 to T3. Explain about Boolean difference method. In the circuit of figure (a), which realizes the function F(x)=x1x2+x3x4 under fault-free conditions, find the test set for a SAO fault at input line x1 of the circuit. Max.Marks:80

1

1. 2.a) b)

3.

4. 5.a)

b) 6. 7.

figure(a) Find the test vectors for a SAO fault on Line “g” of the circuit of figure (a). Explain about design of diagnosable machines. Explain about PLA minimization.

Contd..2

Code No:311901 8.

-2-

Set No.1

Plot the given PLA on map. Product term P2 has six shrinkage faults. Are all of them detectable? Give a minimal test set capable of detecting all S-faults on P 2. Identify all the undetectable S-faults in the PLA.

PT P1 P2 P3 P4 P5 P6

x1 2 2 0 1 1 0

x2 1 1 2 2 2 2

x3 0 2 0 1 0 1

x4 2 2 1 1 0 0

Z1 1 0 1 1 1 0

Z2 0 1 1 1 1 1

Determine all the faults detected by the minterms 9 and 13. &&&

Set No.

Code No: 311901

III B.Tech. I-Semester Regular Examinations November, 2003 DIGITAL SYSTEMS DESIGN (Electronics and Computer Engineering) Time:3hours Max.Marks:80 Answer any FIVE questions All questions carry equal marks --1.a) Write about Cube-Based algorithm. b) Find the CAMPII printout when it minimizes the example function of the Quine-MC cluskey algorithm. f1 (x1,x2,x3,x4,x5) = Σ(0,1,3,5,7-10,13-15,17,21,25,29) Calculate DA, SSM, and so on, with the help of a map. 2.a) Briefly explain about CAMP ALGORITHM. b) Prove the statement, If the SSM generated by CSC of a minterm is not wholly in f, then the minterm is covered by at least two intersecting prime cubes. 3. Draw the portion of an ASM chart that specifies a conditional operation to increment register R during state T1 and transfer to State T2 if control input Z and Y are equal to 1 and 0, respectively. Explain about FAULT-TOLERANT VLSI Processor arrays. Derive by the path-sensitization method the test vectors for the SAO and SAI faults at “g” and “h” in the network of Figure.

2

4. 5.

6. 7.

Briefly discuss about fault- detection experiment. Plot the following PLA on the map. Identify the undetectable faults and derive a minimal x1 x2 x3 x4 Z1 Z2 0 2 2 1 1 0 2 1 1 2 1 1 0 1 2 1 0 1 Test set for all detectable G-,S-,A-, and D-faults. Name those faults for which there exists only one test vector capable of detecting it. Explain about Hassan and MC cluskey’s Bult in Self Test (BIST) PLA. &&&

8.

Set No.

Code No: 311901 III B.Tech. I-Semester Regular Examinations November, 2003 DIGITAL SYSTEMS DESIGN (Electronics and Computer Engineering) Time:3hours

3

1.a) b)

Max.Marks:80 Answer any FIVE questions All questions carry equal marks --Briefly explain about CAMP ALGORITHM. Prove the statement; A mintetm “me” can be excluded from the Candidate Solution Cube (CSC) generted by a minterm “mg” by discarding a 2 in the ith position of the CSC if

i i

be ⊕ bg = 1

i

i

where b and b are the bits at the ith positions of “me” and “mg”, respectively. g e 2.a) b) Write about Cube-based algorithm. Find the CAMP II print out when it minimizes the example function of the Quine-Mc cluskey algorithm, f1 (x1,x2,x3,x4,x5) = Σ(0,1,3,5,7-10,13-15,17,21,25,29) Calculate DA, SSM, and so on, with the help of a map. Show the eight exit paths in an ASM block emanating from the decision boxes that check the eight possible binary values of three control variables, x, y and z. Explain about Kohavi algorithm. A circuit realizes the function Z=X11X4+X21X3+X1X41. Using the Boolean difference method, find the test vectors for SAO faults and SAI faults on all input lines of the circuit. Find the test vectors for a SAO fault on line g of the circuit of figure (a).

3. 4. 5.a) b)

figure(a) 6. 7. 8. Explain about design of diagnosable machines. Explain about Fujiwara’s DFT scheme. Discuss about various faults in PLA’s. &&&

Set No.

Code No: 311901 III B.Tech. I-Semester Regular Examinations November, 2003 DIGITAL SYSTEMS DESIGN (Electronics and Computer Engineering) Time:3hours Answer any FIVE questions All questions carry equal marks --1.a) b) 2.a) b) Briefly explain about CAMP ALGORITHM. Write about Cube-based algorithm Prove the statement; If the SSM generated by the CSC of a minterm is not wholly in f, then the minterm is covered by atleast two intersecting prime cubes. Prove the statement, To cover a minterm “mc” in the CSC generated by minterm “mg” each of the 2’s of the CSC in the ith position must be retained if b ⊕ b = 1 c g where b and b are the bits at the ith positions of “mc” and “mg”, respectively. g c 3.a) A combinational circuit is defined by the functions F1(A,B,C) = Σ (3,5,6,7) F2(A,B,C) = Σ (0,2,4,7) Implement the circuit with a PLA having three inputs, four product terms, and two outputs. Explain about FPGA. Explain about different fault classes and models. Describe about Kohavi algorithm. Briefly discuss about fault-detection experiment. Explain about PLA Folding. Write about DFT scheme of Biswas and Jacob. &&&

i i i i

4

Max.Marks:80

b) 4. 5. 6. 7. 8.

- 10. Router power on boot-sequence.pptuploaded byPhong Trần
- Async03 Tut Demouploaded byRamakrishnan Swaminathan Thirumangalam
- Reed Solomon Codesuploaded byMohammed Moufti
- Gate Level Minimizationuploaded bysssbulbul
- Cubical CAMPuploaded bychakri474
- Boolean Algebra_edited (1)uploaded byShipra Mishra
- lec2chap1f04uploaded byshemariyahsworld
- Digital Systemsuploaded bySandeep Boyina
- MELJUN CORTES - Logic Design & Switching (Digital Logic Design)uploaded byMELJUN CORTES, MBA,MPA
- LPC2478uploaded bystedan
- Geometric programming for circuit optimization.pdfuploaded byAnonymous rsGzBBiqk
- An Introduction to Logic Circuit Testinguploaded bymedo2005
- Min Max Termuploaded byAj Cruz
- Digital Electronicsuploaded bykolhejayant
- m.tech Digital System Designuploaded bysrinivas
- subractionlessonuploaded byapi-341994447
- Project Proposaluploaded byLuela Jane Cabrera
- fcaruploaded byAyyappa Javangula
- CaFSET (Antigua) Office Workbook - Sixth Edition - Programming Concepts Sample Pagesuploaded bycafset
- Multi Castuploaded byBenoit Jottreau
- Logical Effortuploaded byAkhil Chandel
- Nuevo Documento de Microsoft Worduploaded byEder Chancasanampa Gomez
- The Influence of Cacheable Symmetries on Certifiable Artificial Intelligenceuploaded byjose_anderson_5
- Visualizing RAID and B-Treesuploaded byYarid Rodriguez
- An_Introduction_to_Pseudocode_workbook.docxuploaded byharanb1
- ProgExuploaded byAlejandro Melgar
- Tri State Inverteruploaded byManasa Upadhyaya
- The Influence of Cacheable Symmetries on Certifiable Artificial Intelligenceuploaded byVenkateswaran Sreedharan
- Scimakelatex.31135.Gustave Flaubertuploaded byMaty Acosta
- The Demultiplexeruploaded byAlinChan

- r05320403 Microwave Engineeringuploaded bySrinivasa Rao G
- 41 Mca Nr Software Engineeringuploaded bySrinivasa Rao G
- 43-Mca-Or-Design and Analysis of Algorithmuploaded bySrinivasa Rao G
- r6 42 Mca Advanced Java Programming Set1uploaded bySrinivasa Rao G
- 42 Mca Nr Programming in Javauploaded bySrinivasa Rao G
- r6 43 Mca Data Warehousing and Mining Set1uploaded bySrinivasa Rao G
- 41 Mca or Software Engineeringuploaded bySrinivasa Rao G
- r5 401 Mba Strategic Management Set1uploaded bySrinivasa Rao G
- 41 Mca Nr Software Engineeringuploaded bySrinivasa Rao G
- r5 402 Mba Management of Technology Set1uploaded bySrinivasa Rao G
- r05320205 Switchgear and Protectionuploaded bySrinivasa Rao G
- r05320305 Design of Machine Members IIuploaded bySrinivasa Rao G
- 43-Mca-Or-Design and Analysis of Algorithmuploaded bySrinivasa Rao G
- Rr322305 Immunologyuploaded bySrinivasa Rao G
- r5 401 Mba Strategic Management Set1uploaded bySrinivasa Rao G
- r6 34 Mca Management Information Systems Set1uploaded bySrinivasa Rao G
- r6 43 Mca Data Warehousing and Mining Set1uploaded bySrinivasa Rao G
- r6 48 Mca Mobile Computing Set1uploaded bySrinivasa Rao G
- r6 33 Mca Unix Networks Programming Set1uploaded bySrinivasa Rao G
- r5 304 Mba Enterprise Resource Planninguploaded bySrinivasa Rao G
- r5 305 Mba Retailing Management Set1uploaded bySrinivasa Rao G
- r6 47 Mca Distributed Operating Systems Set1uploaded bySrinivasa Rao G
- Nr-35-Mca-Design and Analysis of Algorithmuploaded bySrinivasa Rao G
- Or 32 Mcacomputer Communication Networksuploaded bySrinivasa Rao G
- r5 410 Mba Management of Change Set1uploaded bySrinivasa Rao G
- Nr 302 Mba Cost and Management Accounting Set1uploaded bySrinivasa Rao G
- Nr 31 Mca Database Management Systemsuploaded bySrinivasa Rao G
- Or 34 Mca Management Information Systemsuploaded bySrinivasa Rao G
- r5 408 Mba Decision Support Systems Set1uploaded bySrinivasa Rao G
- Nr 305 Mba Retailing Management Set1uploaded bySrinivasa Rao G

Close Dialog## Are you sure?

This action might not be possible to undo. Are you sure you want to continue?

Loading